aboutsummaryrefslogtreecommitdiffstats
path: root/arch/x86/kernel/cpu/perf_event.h (follow)
AgeCommit message (Expand)AuthorFilesLines
2013-12-05perf/x86: Fix constraint table end marker bugMaria Dimakopoulou1-3/+12
2013-10-04perf/x86: Suppress duplicated abort LBR recordsAndi Kleen1-0/+1
2013-09-12perf/x86/intel: Clean up checkpoint-interrupt bitsPeter Zijlstra1-0/+5
2013-09-02perf/x86: Add Silvermont (22nm Atom) supportYan, Zheng1-0/+2
2013-06-26perf/x86: Fix shared register mutual exclusion enforcementStephane Eranian1-1/+2
2013-06-26perf/x86/intel: Support full width countingAndi Kleen1-0/+5
2013-06-19perf/x86/intel: Add mem-loads/stores support for HaswellAndi Kleen1-0/+6
2013-06-19perf/x86/intel: Move NMI clearing to end of PMI handlerAndi Kleen1-0/+1
2013-06-19perf/x86/intel: Add Haswell PEBS supportAndi Kleen1-0/+2
2013-06-19perf/x86/intel: Add simple Haswell PMU supportAndi Kleen1-1/+4
2013-06-19perf/x86: Reduce stack usage of x86_schedule_events()Andrew Hunter1-1/+1
2013-04-01perf/x86: Add support for PEBS Precise StoreStephane Eranian1-0/+5
2013-04-01perf/x86: Add memory profiling via PEBS Load LatencyStephane Eranian1-1/+24
2013-04-01perf/x86: Add flags to event constraintsStephane Eranian1-3/+5
2013-03-26perf/x86: Improve sysfs event mapping with event stringStephane Eranian1-0/+17
2013-03-26perf/x86: Support CPU specific sysfs eventsAndi Kleen1-0/+1
2013-02-06perf/x86: Allow for architecture specific RDPMC indexesJacob Shin1-0/+6
2013-02-06perf/x86: Move MSR address offset calculation to architecture specific filesJacob Shin1-16/+5
2012-10-24perf/x86: Add hardware events translations for Intel P6 cpusJiri Olsa1-0/+1
2012-10-24perf/x86: Add hardware events translations for AMD cpusJiri Olsa1-1/+1
2012-10-24perf/x86: Add hardware events translations for Intel cpusJiri Olsa1-0/+2
2012-10-24perf/x86: Make hardware event translations available in sysfsJiri Olsa1-0/+2
2012-10-04perf/x86: Add support for Intel Xeon-Phi Knights Corner PMUVince Weaver1-0/+2
2012-09-19perf/x86: Fix Intel Ivy Bridge supportStephane Eranian1-0/+2
2012-07-31perf/x86: Fix USER/KERNEL tagging of samples properlyPeter Zijlstra1-0/+20
2012-07-26perf/x86: Make bitfield unsignedPeter Zijlstra1-1/+1
2012-07-05perf/x86: Save a few bytes in 'struct x86_pmu'Peter Zijlstra1-2/+5
2012-07-05perf/x86: Add a microcode revision check for SNB-PEBSPeter Zijlstra1-1/+3
2012-06-18perf: Export perf_assign_events()Yan, Zheng1-0/+2
2012-06-06perf/x86: Don't assume there can be only 4 PEBS eventsAndi Kleen1-1/+2
2012-06-06perf/x86: Fix wrmsrl() debug wrapperPeter Zijlstra1-0/+12
2012-06-06perf/x86: Implement cycles:p for SNB/IVBPeter Zijlstra1-0/+1
2012-06-06perf/x86: Fix Intel shared extra MSR allocationPeter Zijlstra1-0/+1
2012-03-16perf: Adding sysfs group format attribute for pmu deviceJiri Olsa1-0/+1
2012-03-12Merge branch 'perf/hw-branch-sampling' into perf/coreIngo Molnar1-0/+19
2012-03-12perf/x86: Prettify pmu config literalsPeter Zijlstra1-0/+23
2012-03-05perf: Add callback to flush branch_stack on context switchStephane Eranian1-0/+1
2012-03-05perf/x86: Add LBR software filter support for Intel CPUsStephane Eranian1-0/+10
2012-03-05perf/x86: Implement PERF_SAMPLE_BRANCH for Intel CPUsStephane Eranian1-0/+2
2012-03-05perf/x86: Add Intel LBR mappings for PERF_SAMPLE_BRANCH filtersStephane Eranian1-0/+2
2012-03-05perf/x86: Add Intel LBR sharing logicStephane Eranian1-0/+4
2012-03-05Merge branch 'perf/urgent' into perf/coreIngo Molnar1-2/+6
2012-03-02perf/x86/kvm: Fix Host-Only/Guest-Only counting with SVM disabledJoerg Roedel1-2/+6
2011-12-21perf, x86: Provide means for disabling userspace RDPMCPeter Zijlstra1-0/+8
2011-12-06perf, x86: Implement arch event mask as quirkPeter Zijlstra1-1/+15
2011-12-06x86, perf: Disable non available architectural eventsGleb Natapov1-0/+5
2011-12-06perf, x86: Fix event scheduler for constraints with overlapping countersRobert Richter1-2/+28
2011-10-10perf, intel: Use GO/HO bits in perf-ctrGleb Natapov1-0/+12
2011-09-26x86, perf: Clean up perf_event cpu codeKevin Winchester1-0/+493
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.