aboutsummaryrefslogtreecommitdiffstats
path: root/arch/x86/kernel/cpu (follow)
AgeCommit message (Expand)AuthorFilesLines
2018-11-03Merge branch 'core/urgent' into x86/urgent, to pick up objtool fixIngo Molnar1-1/+1
2018-10-31mm: remove include/linux/bootmem.hMike Rapoport1-1/+1
2018-10-29x86: Clean up 'sizeof x' => 'sizeof(x)'Jordan Borgner4-7/+7
2018-10-29Merge branches 'x86/early-printk', 'x86/microcode' and 'core/objtool' into x86/urgent, to pick up simple topic branchesIngo Molnar1-2/+2
2018-10-23Merge branch 'x86-pti-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tipLinus Torvalds2-19/+55
2018-10-23Merge branch 'x86-paravirt-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tipLinus Torvalds3-4/+18
2018-10-23Merge branch 'x86-cpu-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tipLinus Torvalds12-13/+469
2018-10-23Merge branch 'x86-asm-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tipLinus Torvalds1-0/+24
2018-10-23Merge branch 'ras-core-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tipLinus Torvalds2-3/+6
2018-10-23Merge branch 'perf-core-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tipLinus Torvalds5-193/+425
2018-10-23Merge branch 'locking-core-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tipLinus Torvalds1-1/+1
2018-10-23Merge branch 'x86/cache' into perf/core, to pick up fixesIngo Molnar6-50/+229
2018-10-19x86/intel_rdt: Prevent pseudo-locking from using stale pointersJithu Joseph4-12/+55
2018-10-18x86/mcelog: Remove one mce_helper definitionSebastian Andrzej Siewior1-3/+0
2018-10-09x86/hyperv: Enable PV qspinlock for Hyper-VYi Sun1-0/+14
2018-10-09x86/intel_rdt: Fix initial allocation to consider CDPReinette Chatre1-3/+16
2018-10-09x86/intel_rdt: CBM overlap should also check for overlap with CDP peerReinette Chatre1-7/+41
2018-10-09x86/intel_rdt: Introduce utility to obtain CDP peerReinette Chatre1-0/+72
2018-10-09Merge branch 'x86/urgent' into x86/cache, to pick up dependent fixIngo Molnar4-26/+38
2018-10-09x86/intel_rdt: Fix out-of-bounds memory access in CBM testsReinette Chatre3-25/+37
2018-10-08x86/segments: Introduce the 'CPUNODE' naming to better document the segment limit CPU/node NR trickIngo Molnar1-2/+2
2018-10-08x86/vdso: Initialize the CPU/node NR segment descriptor earlierChang S. Bae1-0/+24
2018-10-04Merge branch 'linus' into x86/core, to pick up fixesIngo Molnar5-39/+99
2018-10-03x86/intel_rdt: Show missing resctrl mount optionsXiaochen Shen1-0/+7
2018-10-03x86/intel_rdt: Switch to bitmap_zalloc()Andy Shevchenko1-6/+4
2018-10-03x86/intel_rdt: Re-enable pseudo-lock measurementsReinette Chatre1-1/+1
2018-10-03x86/cpu/amd: Remove unnecessary parenthesesNathan Chancellor1-1/+1
2018-10-02x86/cpu: Sanitize FAM6_ATOM namingPeter Zijlstra2-16/+16
2018-09-28x86/intel_rdt: Use perf infrastructure for measurementsReinette Chatre1-115/+189
2018-09-28x86/intel_rdt: Create required perf event attributesReinette Chatre1-0/+26
2018-09-28x86/intel_rdt: Remove local register variablesReinette Chatre1-44/+9
2018-09-27x86/mce: Add Hygon Dhyana support to the MCA infrastructurePu Wen2-6/+17
2018-09-27x86/bugs: Add Hygon Dhyana to the respective mitigation machineryPu Wen2-1/+4
2018-09-27x86/events: Add Hygon Dhyana support to PMU infrastructurePu Wen1-0/+2
2018-09-27x86/cpu/mtrr: Support TOP_MEM2 and get MTRR numberPu Wen2-2/+3
2018-09-27x86/cpu: Get cache info and setup cache cpumap for Hygon DhyanaPu Wen3-2/+33
2018-09-27Merge branch 'tip-x86-hygon' into tip-x86-cpuBorislav Petkov2-0/+406
2018-09-27x86/cpu: Create Hygon Dhyana architecture support filePu Wen2-0/+406
2018-09-26x86/speculation: Propagate information about RSB filling mitigation to sysfsJiri Kosina1-1/+2
2018-09-26x86/speculation: Enable cross-hyperthread spectre v2 STIBP mitigationJiri Kosina1-6/+51
2018-09-22x86/CPU: Change query logic so CPUID is enabled before testingMatthew Whitehead1-1/+3
2018-09-22x86/CPU: Use correct macros for Cyrix callsMatthew Whitehead1-1/+1
2018-09-21x86/mce-inject: Reset injection struct after injectionBorislav Petkov1-0/+6
2018-09-18x86/intel_rdt: Fix incorrect loop end conditionReinette Chatre1-1/+1
2018-09-18x86/intel_rdt: Fix exclusive mode handling of MBA resourceReinette Chatre1-2/+12
2018-09-18x86/intel_rdt: Fix incorrect loop end conditionReinette Chatre1-1/+1
2018-09-18x86/intel_rdt: Do not allow pseudo-locking of MBA resourceReinette Chatre1-0/+6
2018-09-18x86/intel_rdt: Fix unchecked MSR accessReinette Chatre1-0/+12
2018-09-18x86/intel_rdt: Fix invalid mode warning when multiple resources are managedReinette Chatre1-1/+1
2018-09-18x86/intel_rdt: Global closid helper to support future fixesReinette Chatre2-0/+8
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.