aboutsummaryrefslogtreecommitdiffstats
path: root/arch/x86/kernel/cpu
AgeCommit message (Expand)AuthorFilesLines
2015-03-23perf/x86/intel: Fix Makefile to actually build the cqm driverMatt Fleming1-1/+1
2015-03-23x86/cpu/cacheinfo: Fix cache_get_priv_group() for Intel processorsSudeep Holla1-1/+1
2015-03-23x86/mce: Reindent __mcheck_cpu_apply_quirks() properlyBorislav Petkov1-24/+24
2015-03-23x86/mce: Use safe MSR accesses for AMD quirkJesse Larrew1-10/+4
2015-03-23x86/asm/entry, perf: Fix incorrect TIF_IA32 check in code_segment_base()Andy Lutomirski1-4/+3
2015-03-17x86/asm/entry: Document and clean up the enable_sep_cpu() and syscall32_cpu_init() functionsIngo Molnar1-13/+29
2015-03-17x86/asm/entry/32: Document the 32-bit SYSENTER "emergency stack" betterDenys Vlasenko1-1/+1
2015-03-13Merge tag 'v4.0-rc3' into x86/build, to refresh an older tree before applying new changesIngo Molnar12-52/+114
2015-03-09x86/cacheinfo: Move cacheinfo sysfs code to generic infrastructureSudeep Holla1-517/+198
2015-03-07x86/asm/entry: Replace this_cpu_sp0() with current_top_of_stack() and fix it on x86_32Andy Lutomirski1-2/+11
2015-03-06x86/asm/entry: Rename 'init_tss' to 'cpu_tss'Andy Lutomirski1-3/+3
2015-03-04Merge tag 'alternatives_padding' of git://git.kernel.org/pub/scm/linux/kernel/git/bp/bp into x86/asmIngo Molnar1-0/+5
2015-03-03Merge tag 'intel_microcode_cleanup_p1' of git://git.kernel.org/pub/scm/linux/kernel/git/bp/bp into x86/microcodeIngo Molnar4-266/+176
2015-03-02x86/microcode/intel: Fix printing of microcode blobs in show_saved_mc()Borislav Petkov1-2/+12
2015-03-02x86/microcode/intel: Check scan_microcode()'s retvalBorislav Petkov1-8/+10
2015-03-02x86/microcode/intel: Sanitize microcode_pointer()Borislav Petkov1-14/+9
2015-03-02x86/microcode/intel: Move mc arg last in get_matching_{microcode|sig}Borislav Petkov3-14/+12
2015-03-02x86/microcode/intel: Simplify generic_load_microcode_early()Borislav Petkov1-29/+26
2015-03-02x86/microcode: Consolidate family,model, ... codeBorislav Petkov2-105/+28
2015-03-02x86/microcode/intel: Rename update_match_revision()Borislav Petkov2-8/+2
2015-03-02x86/microcode/intel: Sanitize _save_mc()Borislav Petkov1-25/+22
2015-03-02x86/microcode/intel: Make _save_mc() return the updated saved countBorislav Petkov1-15/+14
2015-03-02x86/microcode/intel: Simplify load_ucode_intel_bsp()Borislav Petkov1-31/+18
2015-03-02x86/microcode/intel: Get rid of last arg to load_ucode_intel_bsp()Borislav Petkov1-10/+8
2015-03-02x86/microcode/intel: Do the mc_saved_src NULL check firstBorislav Petkov1-16/+22
2015-03-02x86/microcode/intel: Check if microcode was found before applyingBorislav Petkov1-4/+10
2015-03-02x86/microcode/intel: Fix out of bounds memory access to the extended headerQuentin Casasnovas1-4/+2
2015-02-28x86: Init per-cpu shadow copy of CR4 on 32-bit CPUs tooSteven Rostedt1-0/+6
2015-02-28Merge branch 'linus' into x86/urgent, to merge dependent patchIngo Molnar9-49/+96
2015-02-26Merge tag 'v4.0-rc1' into perf/core, to refresh the treeIngo Molnar7-40/+46
2015-02-25perf/x86/intel: Enable conflicting event scheduling for CQMMatt Fleming1-46/+84
2015-02-25perf/x86/intel: Perform rotation on Intel CQM RMIDsMatt Fleming1-48/+623
2015-02-25perf/x86/intel: Support task events with Intel CQMMatt Fleming1-21/+174
2015-02-25perf/x86/intel: Implement LRU monitoring ID allocation for CQMMatt Fleming1-8/+92
2015-02-25perf/x86/intel: Add Intel Cache QoS Monitoring supportMatt Fleming1-0/+530
2015-02-25x86: Add support for Intel Cache QoS Monitoring (CQM) detectionPeter P Waskiewicz Jr1-0/+39
2015-02-23x86/asm: Cleanup prefetch primitivesBorislav Petkov1-0/+5
2015-02-22x86/cpu/intel: Fix trivial typo in intel_tlb_table[]Yannick Guerrini1-2/+2
2015-02-21Merge branch 'x86-urgent-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tipLinus Torvalds2-1/+10
2015-02-19Merge tag 'microcode_fixes_for-3.21' of git://git.kernel.org/pub/scm/linux/kernel/git/bp/bp into x86/urgentIngo Molnar2-1/+10
2015-02-19Merge tag 'ras_for_3.21' of git://git.kernel.org/pub/scm/linux/kernel/git/ras/ras into x86/rasIngo Molnar4-71/+102
2015-02-19x86/MCE/AMD: Enable thresholding interrupts by default if supportedAravind Gopalakrishnan1-2/+7
2015-02-19x86/MCE: Make mce_panic() fatal machine check msg in the same patternDerek Che1-2/+2
2015-02-19x86/MCE/intel: Cleanup CMCI storm logicBorislav Petkov3-66/+92
2015-02-19x86/microcode/intel: Handle truncated microcode images more robustlyQuentin Casasnovas2-0/+9
2015-02-19x86/microcode/intel: Guard against stack overflow in the loaderQuentin Casasnovas1-1/+1
2015-02-19x86/MCE/AMD: Drop bogus const modifier from AMD's bank4_names()Jan Beulich1-1/+1
2015-02-19x86/build: Fix mkcapflags.sh bash-ismSylvain BERTRAND1-1/+1
2015-02-18perf/x86/intel: Expose LBR callstack to user space toolingPeter Zijlstra2-12/+4
2015-02-18perf/x86/intel: Discard zero length call entries in LBR call stackYan, Zheng1-2/+11
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.