aboutsummaryrefslogtreecommitdiffstats
path: root/arch/xtensa/boot/dts (follow)
AgeCommit message (Expand)AuthorFilesLines
2019-10-15xtensa: virt: fix PCI IO ports mappingMax Filippov1-1/+1
2019-09-02xtensa: virt: move PCI root complex to KIO rangeMax Filippov1-4/+4
2019-07-08xtensa: virt: add defconfig and DTSMax Filippov1-0/+72
2019-01-26xtensa: rename BUILTIN_DTB to BUILTIN_DTB_SOURCECorentin Labbe1-3/+3
2018-12-04xtensa: xtfpga.dtsi: fix dtc warnings about SPIMax Filippov1-1/+1
2017-11-14Merge tag 'devicetree-for-4.15' of git://git.kernel.org/pub/scm/linux/kernel/git/robh/linuxLinus Torvalds1-6/+3
2017-11-09kbuild: handle dtb-y and CONFIG_OF_ALL_DTBS natively in Makefile.libMasahiro Yamada1-4/+3
2017-11-08kbuild: clean up *.dtb and *.dtb.S patterns from top-level MakefileMasahiro Yamada1-2/+0
2017-11-02License cleanup: add SPDX GPL-2.0 license identifier to files with no licenseGreg Kroah-Hartman10-0/+10
2016-12-15xtensa: configure shared DMA pool reservation in kc705 DTSMax Filippov1-0/+16
2016-09-20xtensa: rearrange CCOUNT calibrationMax Filippov1-3/+1
2016-09-20xtensa: xtfpga: use clock provider, don't update DTMax Filippov1-5/+6
2016-09-19xtensa: Tweak xuartps UART driver Rx watermark for Cadence CSP config.Scott Telford1-1/+1
2016-09-09xtensa: Added Cadence CSP kernel configuration for XtensaScott Telford1-0/+54
2016-03-11xtensa: xtfpga: fix earlycon endiannessMax Filippov2-2/+2
2016-03-11xtensa: xtfpga: fix i2c controller register width and endiannessMax Filippov1-1/+2
2016-03-11xtensa: xtfpga: fix ethernet controller endiannessMax Filippov1-0/+1
2016-03-11xtensa: xtfpga: fix serial port register width and endiannessMax Filippov1-0/+2
2015-11-09Merge tag 'xtensa-20151108' of git://github.com/czankel/xtensa-linuxLinus Torvalds1-0/+17
2015-11-02xtensa: nommu: xtfpga: add kc705 DTSMax Filippov1-0/+17
2015-10-27xtensa: enable building of all dtbsRob Herring1-1/+6
2015-02-07xtensa: xtfpga: add audio card to xtfpga DTSMax Filippov1-0/+64
2014-10-21xtensa: xtfpga: add lx200 SMP DTS and defconfigMax Filippov1-0/+16
2014-08-14xtensa: configure kc705 for highmemMax Filippov1-1/+4
2014-04-06xtensa: add support for KC705Max Filippov2-0/+39
2014-04-06xtensa: xtfpga: introduce SoC I/O busMax Filippov3-53/+64
2014-02-21xtensa: xtfpga: set ethoc clock frequencyMax Filippov1-0/+1
2014-02-21xtensa: xtfpga: use common clock frameworkMax Filippov1-3/+8
2014-01-15xtensa: standardize devicetree cpu compatible stringsBaruch Siach3-4/+4
2014-01-14xtensa: move built-in PIC to drivers/irqchipMax Filippov1-1/+1
2013-02-23xtensa: use new common dtc ruleStephen Warren1-0/+15
2012-12-18xtensa: add XTFPGA DTSMax Filippov5-0/+122
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.