aboutsummaryrefslogtreecommitdiffstats
path: root/arch/xtensa/kernel/entry.S (follow)
AgeCommit message (Expand)AuthorFilesLines
2014-08-14xtensa: deprecate fast_xtensa and fast_spill_registers syscallsMax Filippov1-0/+28
2014-08-14xtensa: fix a6 and a7 handling in fast_syscall_xtensaMax Filippov1-7/+5
2014-08-14xtensa: fix TLBTEMP_BASE_2 region handling in fast_second_level_missMax Filippov1-1/+1
2014-08-14xtensa: fix access to THREAD_RA/THREAD_SP/THREAD_DSMax Filippov1-4/+8
2014-01-28xtensa: fix fast_syscall_spill_registersChris Zankel1-209/+174
2014-01-25xtensa: save current register frame in fast_syscall_spill_registers_fixupMax Filippov1-0/+12
2014-01-25xtensa: introduce spill_registers_kernel macroMax Filippov1-12/+48
2013-10-15xtensa: fix fast_syscall_spill_registers_fixupMax Filippov1-19/+30
2013-09-06xtensa: new fast_alloca handlerMax Filippov1-152/+40
2013-09-06xtensa: keep a3 and excsave1 on entry to exception handlersMax Filippov1-68/+47
2013-09-06xtensa: enable kernel preemptionMax Filippov1-28/+17
2013-09-06xtensa: check thread flags atomically on return from user exceptionMax Filippov1-18/+21
2013-07-08xtensa: check TLB sanity on return to userspaceMax Filippov1-1/+8
2013-05-20xtensa: fix fast_store_prohibited _PAGE_WRITABLE_BIT testMax Filippov1-1/+6
2013-05-09xtensa: disable IRQs while IRQ handler is runningMax Filippov1-41/+11
2013-05-09xtensa: add irq flags trace supportMax Filippov1-0/+32
2013-02-23xtensa: add support for TLSChris Zankel1-1/+11
2013-02-23xtensa: add support for oprofiledann1-1/+1
2013-02-23xtensa: dispatch medium-priority interruptsMarc Gauthier1-11/+44
2012-12-18xtensa: clean up files to make them code-style compliantChris Zankel1-12/+12
2012-12-18xtensa: save and restore scompare1 SR on kernel entryMax Filippov1-0/+13
2012-12-18xtensa: provide proper assembler function boundaries with ENDPROC()Chris Zankel1-2/+28
2012-10-25xtensa: switch to generic kernel_execve()Max Filippov1-17/+1
2012-10-25xtensa: switch to generic kernel_thread()Max Filippov1-28/+13
2012-10-19xtensa: minor compiler warning fixChris Zankel1-1/+1
2012-10-15xtensa: reorganize SR referencingMax Filippov1-126/+126
2012-05-21xtensa: add handling of TIF_NOTIFY_RESUMEAl Viro1-2/+3
2012-05-21xtensa: switch to generic rt_sigsuspend(2)Al Viro1-1/+0
2011-03-31Fix common misspellingsLucas De Marchi1-1/+1
2010-05-02xtensa: Shuffle include statements to fix linker scriptChris Zankel1-0/+1
2010-02-09tree-wide: Assorted spelling fixesDaniel Mack1-2/+2
2009-04-02xtensa: nommu supportJohannes Weiner1-1/+2
2008-11-06xtensa: move headers files to arch/xtensa/includeChris Zankel1-1/+1
2008-02-13[XTENSA] Fix register corruption for certain processor configurationsChris Zankel1-29/+15
2008-02-13[XTENSA] Add support for configurable registers and coprocessorsChris Zankel1-222/+73
2008-02-13[XTENSA] Remove unused codeChris Zankel1-22/+0
2008-02-13[XTENSA] Fix comments regarding the number of frames to saveChris Zankel1-6/+6
2008-02-13[XTENSA] Add missing a2 register restore in register spill routineChris Zankel1-3/+5
2007-08-27[XTENSA] Add support for cache-aliasingChris Zankel1-4/+71
2007-08-27[XTENSA] Add support for executable/non-executable feature in the mmuChris Zankel1-14/+28
2007-05-31[XTENSA] Remove non-rt signal handlingChris Zankel1-22/+14
2006-12-10[PATCH] xtensa: fix system call interfaceChris Zankel1-78/+150
2006-12-10[PATCH] xtensa: remove extra header filesChris Zankel1-14/+14
2006-06-23[PATCH] xtensa: remove verify_area macrosJesper Juhl1-1/+1
2005-09-09kbuild: m68k,parisc,ppc,ppc64,s390,xtensa use generic asm-offsets.h supportSam Ravnborg1-1/+1
2005-06-24[PATCH] xtensa: Architecture support for Tensilica Xtensa Part 3Chris Zankel1-0/+1996
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.