aboutsummaryrefslogtreecommitdiffstats
path: root/arch (follow)
AgeCommit message (Expand)AuthorFilesLines
2021-10-29Merge branch 'for-next/sve' into for-next/coreWill Deacon11-212/+386
2021-10-29Merge branch 'for-next/pfn-valid' into for-next/coreWill Deacon3-39/+0
2021-10-29Merge branch 'for-next/mte' into for-next/coreWill Deacon9-17/+92
2021-10-29Merge branch 'for-next/mm' into for-next/coreWill Deacon5-15/+27
2021-10-29Merge branch 'for-next/misc' into for-next/coreWill Deacon4-3/+10
2021-10-29Merge branch 'for-next/kexec' into for-next/coreWill Deacon19-340/+357
2021-10-29Merge branch 'for-next/extable' into for-next/coreWill Deacon19-158/+280
2021-10-28arm64: Select POSIX_CPU_TIMERS_TASK_WORKNicolas Saenz Julienne1-0/+1
2021-10-26arm64/sve: Fix warnings when SVE is disabledMark Brown1-6/+6
2021-10-26arm64/sve: Add stub for sve_max_virtualisable_vl()Mark Brown1-0/+5
2021-10-21arm64: vmlinux.lds.S: remove `.fixup` sectionMark Rutland1-1/+0
2021-10-21arm64: extable: add load_unaligned_zeropad() handlerMark Rutland3-17/+48
2021-10-21arm64: extable: add a dedicated uaccess handlerMark Rutland6-48/+58
2021-10-21arm64: extable: add `type` and `data` fieldsMark Rutland5-23/+66
2021-10-21arm64: extable: use `ex` for `exception_table_entry`Mark Rutland1-5/+5
2021-10-21arm64: extable: make fixup_exception() return boolMark Rutland3-11/+11
2021-10-21arm64: extable: consolidate definitionsMark Rutland5-35/+58
2021-10-21arm64: gpr-num: support W registersMark Rutland1-1/+5
2021-10-21arm64: factor out GPR numbering helpersMark Rutland2-17/+30
2021-10-21arm64: kvm: use kvm_exception_table_entryMark Rutland2-6/+11
2021-10-21arm64: lib: __arch_copy_to_user(): fold fixups into bodyMark Rutland1-5/+3
2021-10-21arm64: lib: __arch_copy_from_user(): fold fixups into bodyMark Rutland1-5/+3
2021-10-21arm64: lib: __arch_clear_user(): fold fixups into bodyMark Rutland1-5/+3
2021-10-21arm64/sve: Track vector lengths for tasks in an arrayMark Brown3-48/+95
2021-10-21arm64/sve: Explicitly load vector length when restoring SVE stateMark Brown5-16/+11
2021-10-21arm64/sve: Put system wide vector length information into structsMark Brown7-94/+191
2021-10-21arm64/sve: Use accessor functions for vector lengths in thread_structMark Brown5-23/+54
2021-10-21arm64/sve: Rename find_supported_vector_length()Mark Brown1-7/+7
2021-10-21arm64/sve: Make access to FFR optionalMark Brown5-22/+39
2021-10-21arm64/sve: Make sve_state_size() staticMark Brown2-3/+1
2021-10-21arm64/sve: Remove sve_load_from_fpsimd_state()Mark Brown2-18/+0
2021-10-21arm64/fp: Reindent fpsimd_save()Mark Brown1-18/+20
2021-10-19arm64: Add HWCAP for self-synchronising virtual counterMarc Zyngier4-1/+5
2021-10-19arm64: Add handling of CNTVCTSS trapsMarc Zyngier2-0/+17
2021-10-19arm64: Add CNT{P,V}CTSS_EL0 alternatives to cnt{p,v}ct_el0Marc Zyngier2-8/+27
2021-10-19arm64: Add a capability for FEAT_ECVMarc Zyngier2-0/+11
2021-10-19Merge branch 'timers/drivers/armv8.6_arch_timer' of https://git.linaro.org/people/daniel.lezcano/linux into for-next/8.6-timersWill Deacon2-44/+45
2021-10-18clocksource/drivers/arch_arm_timer: Move workaround synchronisation aroundMarc Zyngier1-3/+3
2021-10-17clocksource/drivers/arm_arch_timer: Drop unnecessary ISB on CVAL programmingMarc Zyngier2-4/+4
2021-10-17clocksource/drivers/arm_arch_timer: Move MMIO timer programming over to CVALMarc Zyngier1-0/+1
2021-10-17clocksource/drivers/arm_arch_timer: Move system register timer programming over to CVALMarc Zyngier2-9/+9
2021-10-17clocksource/drivers/arm_arch_timer: Extend write side of timer register accessors to u64Marc Zyngier2-6/+6
2021-10-17clocksource/drivers/arm_arch_timer: Drop CNT*_TVAL read accessorsMarc Zyngier2-23/+0
2021-10-17clocksource/arm_arch_timer: Add build-time guards for unhandled register accessesMarc Zyngier2-1/+24
2021-10-12arm64: ftrace: use function_nocfi for _mcount as wellSumit Garg1-1/+1
2021-10-12arm64: asm: setup.h: export common variablesAnders Roxell1-0/+6
2021-10-07arm64: mte: Add asymmetric mode supportVincenzo Frascino5-12/+47
2021-10-07arm64: mte: CPU feature detection for Asymm MTEVincenzo Frascino2-0/+11
2021-10-07arm64: mte: Bitfield definitions for Asymm MTEVincenzo Frascino1-0/+3
2021-10-01arm64/mm: drop HAVE_ARCH_PFN_VALIDAnshuman Khandual3-39/+0
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.