aboutsummaryrefslogtreecommitdiffstats
path: root/arch (follow)
AgeCommit message (Expand)AuthorFilesLines
2018-12-13arm64: expose user PAC bit positions via ptraceMark Rutland5-2/+56
2018-12-13arm64: add basic pointer authentication supportMark Rutland6-0/+104
2018-12-13arm64/cpufeature: detect pointer authenticationMark Rutland3-1/+109
2018-12-13arm64: Don't trap host pointer auth use to EL2Mark Rutland1-1/+3
2018-12-13arm64/kvm: hide ptrauth from guestsMark Rutland2-0/+26
2018-12-13arm64/kvm: consistently handle host HCR_EL2 flagsMark Rutland3-4/+4
2018-12-13arm64: add pointer authentication register bitsMark Rutland2-1/+32
2018-12-13arm64: add comments about EC exception levelsKristina Martsenko1-7/+7
2018-12-13arm64: perf: Treat EXCLUDE_EL* bit definitions as unsignedWill Deacon1-3/+3
2018-12-13arm64: kpti: Whitelist Cortex-A CPUs that don't implement the CSV3 fieldWill Deacon1-0/+6
2018-12-12Merge branch 'for-next/perf' into aarch64/for-next/coreWill Deacon2-176/+209
2018-12-12arm64: enable per-task stack canariesArd Biesheuvel5-2/+23
2018-12-12arm64: Add memory hotplug supportRobin Murphy4-0/+38
2018-12-12arm64: percpu: Fix LSE implementation of value-returning pcpu atomicsWill Deacon1-1/+1
2018-12-12arm64: add <asm/asm-prototypes.h>Mark Rutland1-0/+26
2018-12-12arm64: mm: Introduce MAX_USER_VA_BITS definitionWill Deacon3-10/+8
2018-12-11arm64: fix ARM64_USER_VA_BITS_52 buildsArnd Bergmann1-1/+1
2018-12-11arm64: preempt: Fix big-endian when checking preempt count in assemblyWill Deacon2-9/+5
2018-12-11arm64: kexec_file: include linux/vmalloc.hArnd Bergmann1-0/+1
2018-12-10arm64: mm: EXPORT vabits_user to modulesWill Deacon1-0/+1
2018-12-10Merge branch 'for-next/kexec' into aarch64/for-next/coreWill Deacon14-81/+545
2018-12-10Merge branch 'kvm/cortex-a76-erratum-1165522' into aarch64/for-next/coreWill Deacon9-17/+124
2018-12-10arm64: smp: Handle errors reported by the firmwareSuzuki K Poulose1-0/+1
2018-12-10arm64: smp: Rework early feature mismatched detectionWill Deacon3-19/+19
2018-12-10arm64: Kconfig: Re-jig CONFIG options for 52-bit VAWill Deacon8-30/+41
2018-12-10arm64: mm: Allow forcing all userspace addresses to 52-bitSteve Capper3-1/+25
2018-12-10arm64: mm: introduce 52-bit userspace supportSteve Capper8-10/+43
2018-12-10arm64: mm: Prevent mismatched 52-bit VA supportSteve Capper2-0/+31
2018-12-10arm64: mm: Offset TTBR1 to allow 52-bit PTRS_PER_PGDSteve Capper5-0/+39
2018-12-10arm64: mm: Define arch_get_mmap_end, arch_get_mmap_baseSteve Capper1-0/+7
2018-12-10arm64: mm: Introduce DEFAULT_MAP_WINDOWSteve Capper3-4/+10
2018-12-10arm64: kasan: Increase stack size for KASAN_EXTRAQian Cai1-1/+6
2018-12-10arm64: Fix minor issues with the dcache_by_line_op macroWill Deacon2-12/+21
2018-12-10arm64: Add configuration/documentation for Cortex-A76 erratum 1165522Marc Zyngier1-0/+12
2018-12-10arm64: KVM: Handle ARM erratum 1165522 in TLB invalidationMarc Zyngier1-15/+51
2018-12-10arm64: KVM: Add synchronization on translation regime change for erratum 1165522Marc Zyngier2-0/+27
2018-12-10arm64: KVM: Force VHE for systems affected by erratum 1165522Marc Zyngier3-1/+14
2018-12-10arm64: Add TCR_EPD{0,1} definitionsMarc Zyngier1-0/+4
2018-12-10arm64: KVM: Install stage-2 translation before enabling trapsMarc Zyngier1-2/+2
2018-12-10KVM: arm64: Rework detection of SVE, !VHE systemsMarc Zyngier2-4/+4
2018-12-10arm64: KVM: Make VHE Stage-2 TLB invalidation operations non-interruptibleMarc Zyngier1-10/+25
2018-12-10arm64: remove arm64ksyms.cMark Rutland2-31/+1
2018-12-10arm64: frace: use asm EXPORT_SYMBOL()Mark Rutland2-5/+4
2018-12-10arm64: string: use asm EXPORT_SYMBOL()Mark Rutland12-20/+14
2018-12-10arm64: uaccess: use asm EXPORT_SYMBOL()Mark Rutland5-10/+11
2018-12-10arm64: page: use asm EXPORT_SYMBOL()Mark Rutland3-3/+2
2018-12-10arm64: smccc: use asm EXPORT_SYMBOL()Mark Rutland2-5/+4
2018-12-10arm64: tishift: use asm EXPORT_SYMBOL()Mark Rutland2-7/+5
2018-12-10arm64: add EXPORT_SYMBOL_NOKASAN()Mark Rutland1-0/+9
2018-12-10arm64: move memstart_addr export inlineMark Rutland2-3/+2
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.