aboutsummaryrefslogtreecommitdiffstats
path: root/arch
AgeCommit message (Expand)AuthorFilesLines
2021-10-21x86/fpu: Cleanup fpu__init_system_xstate_size_legacy()Thomas Gleixner1-10/+5
2021-10-21x86/fpu: Provide struct fpu_configThomas Gleixner2-0/+46
2021-10-21KVM: SEV: Flush cache on non-coherent systems before RECEIVE_UPDATE_DATAMasahiro Kozuka1-0/+7
2021-10-21arm64: errata: Add detection for TRBE write to out-of-rangeSuzuki K Poulose3-0/+62
2021-10-21arm64: errata: Add workaround for TSB flush failuresSuzuki K Poulose4-1/+68
2021-10-21arm64: errata: Add detection for TRBE overwrite in FILL modeSuzuki K Poulose3-0/+67
2021-10-21arm64: Add Neoverse-N2, Cortex-A710 CPU part definitionSuzuki K Poulose1-0/+4
2021-10-21x86/sev: Allow #VC exceptions on the VC2 stackJoerg Roedel1-4/+17
2021-10-21x86/sev: Fix stack type check in vc_switch_off_ist()Joerg Roedel1-1/+1
2021-10-21PCI: mt7621: Add MediaTek MT7621 PCIe host controller driverSergio Paracuellos1-1/+2
2021-10-21Merge tag 'riscv-sifive-dt-5.16' of git://gitolite.kernel.org/pub/scm/linux/kernel/git/krzk/linux into for-nextPalmer Dabbelt4-16/+7
2021-10-21KVM: MMU: Reset mmu->pkru_mask to avoid stale dataChenyi Qiang1-3/+3
2021-10-21um/drivers/ubd_kern: add error handling support for add_disk()Luis Chamberlain1-4/+9
2021-10-21m68k/emu/nfblock: add error handling support for add_disk()Luis Chamberlain1-2/+7
2021-10-21arm64: defconfig: Enable Qualcomm LMH driverBjorn Andersson1-0/+1
2021-10-21arm64: defconfig: Enable Qualcomm prima/pronto driversBjorn Andersson1-0/+5
2021-10-21x86/CPU: Add support for Vortex CPUsMarcos Del Sol Vives5-1/+57
2021-10-21x86/fpu/signal: Use fpstate for size and featuresThomas Gleixner1-17/+27
2021-10-21x86/fpu/xstate: Use fpstate for copy_uabi_to_xstate()Thomas Gleixner6-25/+26
2021-10-21x86/fpu: Use fpstate in __copy_xstate_to_uabi_buf()Thomas Gleixner3-10/+11
2021-10-21x86/fpu: Use fpstate in fpu_copy_kvm_uabi_to_fpstate()Thomas Gleixner1-6/+6
2021-10-21x86/fpu/xstate: Use fpstate for xsave_to_user_sigframe()Thomas Gleixner1-1/+1
2021-10-21x86/fpu/xstate: Use fpstate for os_xsave()Thomas Gleixner3-6/+6
2021-10-21x86/fpu: Use fpstate::sizeThomas Gleixner2-11/+9
2021-10-21x86/fpu: Add size and mask information to fpstateThomas Gleixner4-0/+30
2021-10-21ARM: dts: at91: sama7g5-ek: use blocks 0 and 1 of TCB0 as cs and ceClaudiu Beznea1-0/+12
2021-10-21ARM: dts: at91: sama7g5: add tcb nodesClaudiu Beznea1-0/+20
2021-10-21ARM: dts: at91: sama7g5: add rtc nodeEugen Hristev1-0/+7
2021-10-21sparc32: use DMA_DIRECT_REMAPChristoph Hellwig2-55/+2
2021-10-21sparc32: remove dma_make_coherentChristoph Hellwig1-15/+10
2021-10-21sparc32: remove the call to dma_make_coherent in arch_dma_freeChristoph Hellwig1-1/+0
2021-10-21arm64: vmlinux.lds.S: remove `.fixup` sectionMark Rutland1-1/+0
2021-10-21arm64: extable: add load_unaligned_zeropad() handlerMark Rutland3-17/+48
2021-10-21arm64: extable: add a dedicated uaccess handlerMark Rutland6-48/+58
2021-10-21arm64: extable: add `type` and `data` fieldsMark Rutland5-23/+66
2021-10-21arm64: extable: use `ex` for `exception_table_entry`Mark Rutland1-5/+5
2021-10-21arm64: extable: make fixup_exception() return boolMark Rutland3-11/+11
2021-10-21arm64: extable: consolidate definitionsMark Rutland5-35/+58
2021-10-21arm64: gpr-num: support W registersMark Rutland1-1/+5
2021-10-21arm64: factor out GPR numbering helpersMark Rutland2-17/+30
2021-10-21arm64: kvm: use kvm_exception_table_entryMark Rutland2-6/+11
2021-10-21arm64: lib: __arch_copy_to_user(): fold fixups into bodyMark Rutland1-5/+3
2021-10-21arm64: lib: __arch_copy_from_user(): fold fixups into bodyMark Rutland1-5/+3
2021-10-21arm64: lib: __arch_clear_user(): fold fixups into bodyMark Rutland1-5/+3
2021-10-21arm64: vdso32: require CROSS_COMPILE_COMPAT for gcc+bfdNick Desaulniers2-13/+7
2021-10-21arm64: vdso32: suppress error message for 'make mrproper'Nick Desaulniers1-1/+2
2021-10-21arm64: vdso32: drop test for -march=armv8-aNick Desaulniers2-14/+1
2021-10-21arm64: vdso32: drop the test for dmb ishldNick Desaulniers2-9/+1
2021-10-21arm64/sve: Track vector lengths for tasks in an arrayMark Brown3-48/+95
2021-10-21arm64/sve: Explicitly load vector length when restoring SVE stateMark Brown5-16/+11
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.