aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/clk/imx (follow)
AgeCommit message (Expand)AuthorFilesLines
2019-03-08Merge branches 'clk-imx', 'clk-samsung', 'clk-ti', 'clk-uniphier-gear' and 'clk-mmp2-lcdc' into clk-nextStephen Boyd12-256/+1770
2019-03-08Merge branches 'clk-of-refcount', 'clk-mmio-fixed-clock', 'clk-remove-clps', 'clk-socfpga-parent' and 'clk-struct-size' into clk-nextStephen Boyd5-8/+12
2019-02-28clk: imx8mq: add GPIO clocks to clock treeAnson Huang1-0/+5
2019-02-26clk: imx: Refactor entire sccg pll clkAbel Vesa3-159/+417
2019-02-26clk: imx: scu: add cpu frequency scaling supportAnson Huang1-0/+36
2019-02-21clk: imx: imx8mm: Mark init function __initStephen Boyd1-1/+1
2019-02-21clk: imx8mq: Add the missing ARM clockAbel Vesa1-0/+6
2019-02-21clk: imx: imx8mq: Fix the rate propagation for arm pllAbel Vesa1-1/+1
2019-02-21clk: imx8mq: Add support for the CLKO1 clockFabio Estevam1-0/+3
2019-02-21clk: imx8mq: Fix the CLKO2 source select listFabio Estevam1-2/+2
2019-02-21clk: imx8mq: Add missing M4 clocksCarlo Caione1-0/+7
2019-02-21clk: imx: Add clock driver support for imx8mmBai Ping3-0/+682
2019-02-21clk: imx: Add PLLs driver for imx8mm socBai Ping3-1/+418
2019-02-21clk: imx5: add imx5_SCC2_IPG_GATEMichael Grzeschik1-0/+1
2019-02-21clk: imx: scu: add set parent supportAisheng Dong2-3/+100
2019-02-21clk: imx: scu: add fallback compatible string supportAisheng Dong1-0/+1
2019-02-21clk: imx8mq: Make parent names arrays const pointersAbel Vesa1-97/+97
2019-02-21clk: imx: Make parents const pointer in mux wrappersAbel Vesa1-1/+2
2019-02-21clk: imx: Make parent_names const pointer in composite-8mAbel Vesa2-2/+2
2019-01-24clk: imx: imx7ulp: use struct_size() in kzalloc()Gustavo A. R. Silva1-8/+8
2019-01-24clk: imx: Fix fractional clock set rate computationAbel Vesa1-2/+3
2019-01-09clk: imx: fix potential NULL dereference in imx8qxp_lpcg_clk_probe()Wei Yongjun1-0/+2
2018-12-28clk: vf610: fix refcount leak in vf610_clocks_init()Yangtao Li1-0/+1
2018-12-28clk: imx7d: fix refcount leak in imx7d_clocks_init()Yangtao Li1-0/+1
2018-12-28clk: imx6sx: fix refcount leak in imx6sx_clocks_init()Yangtao Li1-0/+1
2018-12-28clk: imx6q: fix refcount leak in imx6q_clocks_init()Yangtao Li1-0/+1
2018-12-28clk: imx8qxp: make the name of clock ID genericAisheng Dong2-151/+151
2018-12-14Merge branch 'clk-imx7ulp' into clk-nextStephen Boyd1-1/+30
2018-12-14clk: imx: imx7ulp: add arm hsrun mode clocks supportAnson Huang1-1/+30
2018-12-14Merge branches 'clk-imx7ulp', 'clk-imx6-fixes', 'clk-imx-fixes', 'clk-imx8qxp' and 'clk-imx8mq' into clk-nextStephen Boyd24-26/+3348
2018-12-14clk: imx: add imx8qxp lpcg driverAisheng Dong3-1/+319
2018-12-14clk: imx: add lpcg clock supportAisheng Dong3-1/+121
2018-12-14clk: imx: add imx8qxp clk driverAisheng Dong3-0/+162
2018-12-14clk: imx: Make the i.MX8MQ CCM clock driver CLK_IMX8MQ dependantAbel Vesa2-0/+7
2018-12-13clk: imx: add scu clock common partAisheng Dong4-0/+292
2018-12-13clk: imx: add configuration option for mmio clksAisheng Dong2-1/+6
2018-12-10clk: imx6q: handle ENET PLL bypassLucas Stach1-6/+57
2018-12-10clk: imx6q: optionally get CCM inputs via standard clock handlesLucas Stach1-5/+17
2018-12-10clk: imx6q: reset exclusive gates on initLucas Stach1-1/+5
2018-12-10clk: imx6q: add DCICx clocks gateAnson Huang1-0/+2
2018-12-10clk: imx6sl: ensure MMDC CH0 handshake is bypassedAnson Huang1-0/+6
2018-12-10clk: imx: remove redundant initialization of ret to zeroColin Ian King1-1/+1
2018-12-03clk: imx: add imx7ulp clk driverA.s. Dong2-0/+221
2018-12-03clk: imx: implement new clk_hw based APIsA.s. Dong2-0/+84
2018-12-03clk: imx: make mux parent strings constA.s. Dong3-9/+13
2018-12-03clk: imx: add imx7ulp composite clk supportA.s. Dong3-0/+94
2018-12-03clk: imx: add pfdv2 supportA.s. Dong3-1/+208
2018-12-03clk: imx: add pllv4 supportA.s. Dong3-0/+188
2018-12-03clk: imx: add gatable clock divider supportA.s. Dong3-0/+226
2018-12-03clk: imx: Add SCCG PLL typeLucas Stach3-1/+267