aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/clk/imx (follow)
AgeCommit message (Expand)AuthorFilesLines
2020-01-31Merge branches 'clk-imx', 'clk-ti', 'clk-xilinx', 'clk-nvidia', 'clk-qcom', 'clk-freescale' and 'clk-qoriq' into clk-nextStephen Boyd21-1052/+1978
2020-01-12clk: imx: Add support for i.MX8MP clock driverAnson Huang3-0/+771
2020-01-12clk: imx: gate4: Switch imx_clk_gate4_flags() to clk_hw based APIAnson Huang1-2/+5
2019-12-23clk: imx: imx8mq: Switch to clk_hw based APIPeng Fan1-281/+292
2019-12-23clk: imx: imx8mm: Switch to clk_hw based APIPeng Fan1-271/+284
2019-12-23clk: imx: imx8mn: Switch to clk_hw based APIPeng Fan1-238/+251
2019-12-23clk: imx: Remove __init for imx_obtain_fixed_clk_hw() APIPeng Fan1-2/+2
2019-12-23clk: imx: gate3: Switch to clk_hw based APIPeng Fan1-2/+5
2019-12-23clk: imx: add hw API imx_clk_hw_mux2_flagsPeng Fan1-0/+10
2019-12-23clk: imx: add imx_unregister_hw_clocksPeng Fan2-0/+9
2019-12-23clk: imx: clk-composite-8m: Switch to clk_hw based APIPeng Fan2-9/+24
2019-12-23clk: imx: clk-pll14xx: Switch to clk_hw based APIPeng Fan2-9/+20
2019-12-11clk: imx7up: Rename the clks to hwsAbel Vesa1-91/+91
2019-12-11clk: imx: Rename the imx_clk_divider_gate to imply it's clk_hw basedAbel Vesa3-6/+6
2019-12-11clk: imx: Rename the imx_clk_pfdv2 to imply it's clk_hw basedAbel Vesa3-10/+10
2019-12-11clk: imx: Rename the imx_clk_pllv4 to imply it's clk_hw basedAbel Vesa3-4/+4
2019-12-11clk: imx: Rename sccg and frac pll register to suggest clk_hwAbel Vesa3-7/+16
2019-12-11clk: imx: imx7ulp composite: Rename to show is clk_hw basedAbel Vesa3-28/+28
2019-12-11clk: imx: pllv2: Switch to clk_hw based APIAbel Vesa2-6/+13
2019-12-11clk: imx: pllv1: Switch to clk_hw based APIAbel Vesa2-6/+13
2019-12-11clk: imx: Replace all the clk based helpers with macrosAbel Vesa1-27/+12
2019-12-11clk: imx: Rename the SCCG to SSCGAbel Vesa4-81/+81
2019-12-11clk: imx: Add correct failure handling for clk based helpersAbel Vesa1-15/+22
2019-12-11clk: imx8qxp-lpcg: Warn against devm_platform_ioremap_resourceLeonard Crestez1-0/+11
2019-12-11clk: imx: pll14xx: fix clk_pll14xx_wait_lockPeng Fan1-1/+1
2019-12-11clk: imx8mn: correct the usb1_ctrl parent to be usb_busLi Jun1-1/+1
2019-12-09clk: imx: clk-imx7ulp: Add missing sentinel of ulp_div_tablePeng Fan1-0/+1
2019-12-09clk: imx8m: Suppress bind attrsLeonard Crestez3-0/+15
2019-12-09clk: imx7ulp: Fix watchdog2 clock name typoFabio Estevam1-1/+1
2019-12-09clk: imx6q: disable non functional dividerJan Remmet1-1/+4
2019-12-09clk: imx: Mark dram pll on 8mm and 8mn with CLK_GET_RATE_NOCACHELeonard Crestez4-2/+10
2019-12-09clk: imx8m: Set CLK_GET_RATE_NOCACHE on dram clocksLeonard Crestez3-8/+23
2019-12-09clk: imx: clk-composite-8m: add lock to gate/muxPeng Fan1-0/+2
2019-12-09clk: imx: clk-divider-gate: drop redundant initializationPeng Fan1-4/+4
2019-12-09clk: imx: clk-divider-gate: fix a typo in commentPeng Fan1-1/+1
2019-12-01Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/clk/linuxLinus Torvalds10-301/+208
2019-11-27Merge branches 'clk-hisi', 'clk-amlogic', 'clk-samsung', 'clk-renesas' and 'clk-imx' into clk-nextStephen Boyd10-287/+208
2019-11-04clk: imx: imx8mq: fix sys3_pll_out_selsPeng Fan1-2/+2
2019-10-28clk: imx7ulp: do not export out IMX7ULP_CLK_MIPI_PLL clockFancy Fang1-2/+1
2019-10-28clk: imx8m: Use SYS_PLL1_800M as intermediate parent of CLK_ARMLeonard Crestez2-2/+2
2019-10-28clk: imx: imx6ul: use imx_obtain_fixed_clk_hw to simplify codePeng Fan1-4/+4
2019-10-28clk: imx: imx6sx: use imx_obtain_fixed_clk_hw to simplify codePeng Fan1-6/+6
2019-10-28clk: imx: imx6sll: use imx_obtain_fixed_clk_hw to simplify codePeng Fan1-4/+4
2019-10-28clk: imx: imx7d: use imx_obtain_fixed_clk_hw to simplify codePeng Fan1-2/+2
2019-10-26clk: imx7ulp: Correct DDR clock mux optionsAnson Huang1-2/+2
2019-10-26clk: imx7ulp: Correct system clock source option #7Anson Huang1-1/+1
2019-10-25clk: imx: imx8mq: mark sys1/2_pll as fixed clockPeng Fan1-6/+2
2019-10-25clk: imx: imx8mn: mark sys_pll1/2 as fixed clockPeng Fan1-26/+20
2019-10-25clk: imx: imx8mm: mark sys_pll1/2 as fixed clockPeng Fan1-26/+20
2019-10-25clk: imx8mn: Define gates for pll1/2 fixed dividersLeonard Crestez1-19/+38