aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/clk/sunxi-ng/ccu-sun6i-a31.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2017-06-07clk: sunxi-ng: Support multiple variable pre-dividersChen-Yu Tsai1-5/+5
2017-05-14clk: sunxi-ng: a31: Correct lcd1-ch1 clock register offsetChen-Yu Tsai1-1/+1
2017-03-06clk: sunxi-ng: sun6i: Fix enable bit offset for hdmi-ddc module clockChen-Yu Tsai1-1/+1
2017-01-02clk: sunxi-ng: A31: Fix spdif clock registerMarcus Cooper1-2/+2
2016-11-21clk: sunxi-ng: sun6i-a31: Enable PLL-MIPI LDOs when ungating itChen-Yu Tsai1-1/+1
2016-10-19clk: sunxi-ng: sun6i-a31: Force AHB1 clock to use PLL6 as parentChen-Yu Tsai1-0/+12
2016-09-16clk: sunxi-ng: sun6i-a31: Fix register offset for mipi-csi clkChen-Yu Tsai1-1/+1
2016-09-16clk: sunxi-ng: sun6i-a31: set CLK_SET_RATE_UNGATE for all PLLsChen-Yu Tsai1-10/+10
2016-09-16clk: sunxi-ng: sun6i-a31: Set CLK_SET_RATE_PARENT for display output clocksChen-Yu Tsai1-9/+13
2016-08-25clk: sunxi-ng: Add A31/A31s clocksChen-Yu Tsai1-0/+1235