aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/clk/zynqmp (follow)
AgeCommit message (Expand)AuthorFilesLines
2021-09-01Merge branches 'clk-kirkwood', 'clk-imx', 'clk-doc', 'clk-zynq' and 'clk-ralink' into clk-nextStephen Boyd4-6/+5
2021-08-28clk: zynqmp: Fix kernel-doc formatMichal Simek1-2/+2
2021-08-28clk: zynqmp: Fix a memory leakShubhrajyoti Datta1-1/+1
2021-08-28clk: zynqmp: Check the return typeShubhrajyoti Datta1-3/+1
2021-08-28clk: zynqmp: fix kernel docRajan Vaja1-0/+1
2021-06-28clk: zynqmp: Handle divider specific read only flagRajan Vaja1-1/+9
2021-06-28clk: zynqmp: Use firmware specific mux clock flagsRajan Vaja2-1/+30
2021-06-28clk: zynqmp: Use firmware specific divider clock flagsRajan Vaja2-1/+33
2021-06-28clk: zynqmp: Use firmware specific common clock flagsRajan Vaja6-6/+52
2021-06-25clk: zynqmp: pll: Remove some dead codeChristophe JAILLET1-2/+0
2021-06-25clk: zynqmp: fix compile testing without ZYNQMP_FIRMWAREMichal Simek2-8/+24
2021-04-07clk: zynqmp: pll: add set_pll_mode to check condition in zynqmp_pll_enableQuanyang Wang1-1/+11
2021-04-07clk: zynqmp: move zynqmp_pll_set_mode out of round_rate callbackQuanyang Wang1-6/+6
2021-04-07clk: zynqmp: Drop dependency on ARCH_ZYNQMPPunit Agrawal1-2/+1
2021-04-07clk: zynqmp: Enable the driver if ZYNQMP_FIRMWARE is selectedPunit Agrawal1-0/+1
2021-02-11clk: zynqmp: divider: Add missing description for 'max_div'Lee Jones1-0/+1
2020-06-10Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/clk/linuxLinus Torvalds3-14/+38
2020-05-26clk: zynqmp: Make zynqmp_clk_get_max_divisor staticYueHaibing1-1/+1
2020-05-26clk: zynqmp: Update fraction clock check from custom type flagsTejas Patel1-2/+4
2020-05-26clk: zynqmp: Add support for custom type flagsRajan Vaja2-0/+5
2020-05-26clk: zynqmp: fix memory leak in zynqmp_register_clocksQuanyang Wang1-6/+9
2020-05-26clk: zynqmp: Fix invalid clock name queriesRajan Vaja1-0/+5
2020-05-26clk: zynqmp: Fix divider2 calculationTejas Patel1-5/+12
2020-05-26clk: zynqmp: Limit bestdiv with maxdivRajan Vaja1-0/+2
2020-04-28firmware: xilinx: Use APIs instead of IOCTLsRajan Vaja1-10/+4
2020-04-28firmware: xilinx: Remove eemi ops for clock set/get parentRajan Vaja1-4/+2
2020-04-28firmware: xilinx: Remove eemi ops for clock_getdividerRajan Vaja2-5/+3
2020-04-28firmware: xilinx: Remove eemi ops for clock_setdividerRajan Vaja2-4/+3
2020-04-28firmware: xilinx: Remove eemi ops for clock_getstateRajan Vaja2-4/+2
2020-04-28firmware: xilinx: Remove eemi ops for clock_disableRajan Vaja2-5/+2
2020-04-28firmware: xilinx: Remove eemi ops for clock_enableRajan Vaja2-3/+2
2020-04-28firmware: xilinx: Remove eemi ops for query_dataRajan Vaja2-13/+7
2020-01-23clk: zynqmp: Add support for clock with CLK_DIVIDER_POWER_OF_TWO flagTejas Patel1-5/+31
2020-01-23clk: zynqmp: Fix divider calculationRajan Vaja1-0/+46
2020-01-23clk: zynqmp: Add support for get max dividerRajan Vaja1-0/+36
2020-01-23clk: zynqmp: Warn user if clock user are more than allowedRajan Vaja1-2/+4
2020-01-23clk: zynqmp: Extend driver for versalRajan Vaja1-1/+2
2019-05-16Merge tag 'armsoc-drivers' of git://git.kernel.org/pub/scm/linux/kernel/git/soc/socLinus Torvalds1-2/+2
2019-04-19clk: zynqmp: use structs for clk query responsesMichael Tretter2-77/+99
2019-04-11clk: zynqmp: fix check for fractional clockMichael Tretter1-3/+6
2019-04-11clk: zynqmp: do not export zynqmp_clk_register_* functionsMichael Tretter2-2/+0
2019-04-11clk: zynqmp: fix kerneldoc of __zynqmp_clock_get_parentsMichael Tretter1-1/+1
2019-04-11drivers: clk: Update clock driver to handle clock attributeRajan Vaja1-13/+29
2019-04-11drivers: clk: zynqmp: Allow zero divisor valueRajan Vaja1-0/+7
2019-03-18drivers: Defer probe if firmware is not readyRajan Vaja1-2/+2
2019-01-09clk: zynqmp: Fix memory allocation in zynqmp_clk_setupGustavo A. R. Silva1-2/+2
2018-12-03clk: zynqmp: Off by one in zynqmp_is_valid_clock()Dan Carpenter1-1/+1
2018-11-14clk: zynqmp: handle fixed factor param query errorRajan Vaja1-0/+3
2018-10-09drivers: clk: Add ZynqMP clock driverJolly Shah8-0/+1635
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.