aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/clk (follow)
AgeCommit message (Expand)AuthorFilesLines
2015-04-22Merge tag 'armsoc-multiplatform' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-socLinus Torvalds2-0/+144
2015-04-21Merge tag 'clk-for-linus-4.1' of git://git.kernel.org/pub/scm/linux/kernel/git/clk/linuxLinus Torvalds89-833/+10735
2015-04-17Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds6-0/+1048
2015-04-17clk: bcm/kona: use DIV_ROUND_CLOSEST_ULL()Javi Merino2-22/+7
2015-04-12clk: check ->determine/round_rate() return value in clk_calc_new_ratesBoris Brezillon1-7/+16
2015-04-12clk: at91: usb: propagate rate modification to the parent clkBoris Brezillon1-15/+49
2015-04-12clk: samsung: exynos4: Disable ARMCLK down feature on Exynos4210 SoCBartlomiej Zolnierkiewicz1-6/+5
2015-04-12clk: don't use __initconst for non-const arraysUwe Kleine-König12-100/+101
2015-04-10Merge tag 'clk/for-4.1' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux into clk-nextMichael Turquette8-71/+69
2015-04-10clk: clk-gpio-gate: Fix active lowMartin Fuzzey1-14/+17
2015-04-10clk: Add PWM clock driverPhilipp Zabel3-0/+144
2015-04-10clk: Add clock driver for mb86s7xJassi Brar2-0/+387
2015-04-10clk: pxa: pxa3xx: add missing os timer clockRobert Jarzmik1-0/+3
2015-04-10clk: tegra: Use the proper parent for plld_dsiThierry Reding1-6/+8
2015-04-10clk: tegra: Use generic tegra_osc_clk_init() on Tegra114Thierry Reding1-31/+3
2015-04-10clk: tegra: Model oscillator as clockThierry Reding4-17/+21
2015-04-10clk: tegra: Add peripheral registers for bank YThierry Reding1-0/+14
2015-04-10clk: tegra: Register the proper number of resetsThierry Reding1-1/+1
2015-04-10clk: tegra: Remove needless initializationsThierry Reding1-3/+3
2015-04-10clk: tegra: Use consistent indentationThierry Reding1-10/+10
2015-04-10clk: tegra: Various whitespace cleanupsThierry Reding2-1/+2
2015-04-10clk: tegra: Enable HDA to HDMI clocks on Tegra124Dylan Reid1-0/+5
2015-04-10clk: tegra: Fix a bunch of sparse warningsThierry Reding1-1/+1
2015-04-10clk: tegra: Fix typo tabel -> tableThierry Reding1-1/+1
2015-04-09clk: versatile: test returned valueJulia Lawall1-1/+1
2015-04-08clk: qcom: Fix parent_map translationsGeorgi Djakov2-11/+35
2015-04-07clk: qcom: fix driver dependenciesBartlomiej Zolnierkiewicz1-0/+1
2015-04-06clk: qcom: Add EBI2 clocks for IPQ806xArchit Taneja1-0/+32
2015-04-01clk: constify of_device_id arrayFabian Frederick7-11/+11
2015-03-31CLK: Pistachio: Register external clock gatesAndrew Bresticker1-0/+21
2015-03-31CLK: Pistachio: Register system interface gate clocksAndrew Bresticker1-0/+42
2015-03-31CLK: Pistachio: Register peripheral clocksAndrew Bresticker1-0/+67
2015-03-31CLK: Pistachio: Register core clocksAndrew Bresticker2-0/+200
2015-03-31CLK: Pistachio: Add PLL driverAndrew Bresticker3-0/+452
2015-03-31CLK: Add basic infrastructure for Pistachio clocksAndrew Bresticker4-0/+266
2015-03-30clk: samsung: exynos3250: Add driver for CMU_ISP clock domainTomasz Figa1-0/+163
2015-03-30clk: samsung: Add CLKOUT driver support for Exynos3250 SoCInha Song1-0/+2
2015-03-27clk: cdce706: Constify struct regmap_configKrzysztof Kozlowski1-1/+1
2015-03-27clk: si570: Constify struct regmap_configKrzysztof Kozlowski1-1/+1
2015-03-27clk: si5351: Constify clock names and struct regmap_configKrzysztof Kozlowski1-5/+5
2015-03-26clk: qcom: fix simple_return.cocci warningsFengguang Wu1-5/+1
2015-03-26clk: qcom: Fix ipq806x LCC frequency tablesStephen Boyd1-9/+9
2015-03-25Merge tag 'sunxi-clocks-for-4.1' of https://git.kernel.org/pub/scm/linux/kernel/git/mripard/linux into clk-nextMichael Turquette3-103/+316
2015-03-25clk: sunxi: Add pll6 / 4 clock output to sun4i-a10-pll6Chen-Yu Tsai1-1/+2
2015-03-25clk: sunxi: Make divs clocks specify which output is the base factor clockChen-Yu Tsai1-12/+25
2015-03-24Merge branch 'for-4.1-clk-ti' of github.com:t-kristo/linux-pm into clk-nextMichael Turquette14-72/+318
2015-03-24clk: ti: Implement FAPLL set_rate for the PLLTony Lindgren1-0/+125
2015-03-24clk: ti: Implement FAPLL set_rate for the synthesizerTony Lindgren1-2/+132
2015-03-24clk: ti: Fix FAPLL recalc_rate for rounding errorsTony Lindgren1-6/+5
2015-03-24clk: ti: DRA7: Add timer_sys_ck aliases for Timers 13 through 16Suman Anna1-0/+4
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.