index
:
linux-dev
linus/master
master
Linux kernel development work - see feature branches
Jason A. Donenfeld
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
drivers
/
clk
Age
Commit message (
Expand
)
Author
Files
Lines
2020-05-14
clk: ti: omap5: Add proper parent clocks for l4-secure clocks
Tero Kristo
1
-7
/
+7
2020-05-14
clk: ti: omap4: Add proper parent clocks for l4-secure clocks
Tero Kristo
1
-7
/
+7
2020-05-14
clk: ti: composite: fix memory leak
Tero Kristo
1
-0
/
+1
2020-05-13
clk: vexpress-osc: Support building as a module
Rob Herring
2
-7
/
+5
2020-05-13
clk: samsung: Fix CLK_SMMU_FIMCL3 clock name on Exynos542x
Marek Szyprowski
1
-1
/
+1
2020-05-13
clk: samsung: Mark top ISP and CAM clocks on Exynos542x as critical
Marek Szyprowski
1
-7
/
+9
2020-05-12
clk: Move HAVE_CLK config out of architecture layer
Stephen Boyd
1
-0
/
+6
2020-05-12
clk: ti: clkctrl: convert subclocks to use proper names also
Tero Kristo
1
-50
/
+48
2020-05-12
clk: ti: am33xx: fix RTC clock parent
Tero Kristo
1
-1
/
+1
2020-05-12
clk: ti: clkctrl: Fix Bad of_node_put within clkctrl_get_name
Tero Kristo
1
-1
/
+0
2020-05-12
Merge tag 'v5.7-rockchip-clk-fixes1' of git://git.kernel.org/pub/scm/linux/kernel/git/mmind/linux-rockchip into clk-fixes
Stephen Boyd
1
-13
/
+4
2020-05-12
clk: tegra: Fix initial rate for pll_a on Tegra124
Thierry Reding
1
-1
/
+1
2020-05-12
clk: tegra: Add Tegra210 CSI TPG clock gate
Sowjanya Komatineni
1
-0
/
+7
2020-05-12
clk: tegra30: Use custom CCLK implementation
Dmitry Osipenko
1
-2
/
+4
2020-05-12
clk: tegra20: Use custom CCLK implementation
Dmitry Osipenko
1
-2
/
+5
2020-05-12
clk: tegra: cclk: Add helpers for handling PLLX rate changes
Dmitry Osipenko
2
-0
/
+36
2020-05-12
clk: tegra: pll: Add pre/post rate-change hooks
Dmitry Osipenko
2
-1
/
+17
2020-05-12
clk: tegra: Add custom CCLK implementation
Dmitry Osipenko
3
-2
/
+188
2020-05-12
clk: tegra: Remove the old emc_mux clock for Tegra210
Joseph Lo
1
-19
/
+31
2020-05-12
clk: tegra: Implement Tegra210 EMC clock
Joseph Lo
3
-0
/
+373
2020-05-12
clk: tegra: Export functions for EMC clock scaling
Joseph Lo
1
-0
/
+26
2020-05-12
clk: tegra: Add PLLP_UD and PLLMB_UD for Tegra210
Joseph Lo
1
-0
/
+11
2020-05-12
clk: tegra: Rename Tegra124 EMC clock source file
Thierry Reding
4
-6
/
+2
2020-05-07
clk: qoriq: add cpufreq platform device
Mian Yousaf Kaukab
1
-3
/
+27
2020-05-05
clk: Allow the common clk framework to be selectable
Stephen Boyd
1
-4
/
+13
2020-05-05
clk: clk-xgene: Fix a typo in Kconfig
Christophe JAILLET
1
-1
/
+1
2020-05-05
clk: Remove unused inline function clk_debug_reparent
YueHaibing
1
-4
/
+0
2020-05-05
clk: impd1: Look up clock-output-names
Linus Walleij
1
-0
/
+1
2020-05-05
clk: Unlink clock if failed to prepare or enable
Marc Zyngier
1
-0
/
+3
2020-05-05
clk: vexpress-osc: Use the devres clock API variants
Rob Herring
1
-5
/
+5
2020-05-05
clk: versatile: Only enable SP810 on 32-bit by default
Rob Herring
1
-1
/
+1
2020-05-05
clk: versatile: Rework kconfig structure
Rob Herring
2
-11
/
+13
2020-05-02
clk: meson: meson8b: Don't rely on u-boot to init all GP_PLL registers
Martin Blumenstingl
2
-0
/
+13
2020-04-30
clk: renesas: rcar-gen2: Remove superfluous CLK_RENESAS_DIV6 selects
Geert Uytterhoeven
1
-3
/
+0
2020-04-30
clk: renesas: cpg-mssr: Add R8A7742 support
Lad Prabhakar
5
-0
/
+288
2020-04-29
clk: meson: meson8b: Make the CCF use the glitch-free VPU mux
Martin Blumenstingl
1
-3
/
+11
2020-04-29
clk: meson: meson8b: Fix the vclk_div{1, 2, 4, 6, 12}_en gate bits
Martin Blumenstingl
1
-5
/
+5
2020-04-29
clk: meson: meson8b: Fix the polarity of the RESET_N lines
Martin Blumenstingl
1
-23
/
+56
2020-04-29
clk: meson: meson8b: Fix the first parent of vid_pll_in_sel
Martin Blumenstingl
1
-1
/
+1
2020-04-29
clk: imx: Add helpers for passing the device as argument
Abel Vesa
1
-0
/
+29
2020-04-29
clk: imx: pll14xx: Add the device as argument when registering
Abel Vesa
2
-7
/
+14
2020-04-29
clk: imx: gate2: Allow single bit gating clock
Abel Vesa
2
-8
/
+36
2020-04-28
firmware: xilinx: Use APIs instead of IOCTLs
Rajan Vaja
1
-10
/
+4
2020-04-28
firmware: xilinx: Remove eemi ops for clock set/get parent
Rajan Vaja
1
-4
/
+2
2020-04-28
firmware: xilinx: Remove eemi ops for clock_getdivider
Rajan Vaja
2
-5
/
+3
2020-04-28
firmware: xilinx: Remove eemi ops for clock_setdivider
Rajan Vaja
2
-4
/
+3
2020-04-28
firmware: xilinx: Remove eemi ops for clock_getstate
Rajan Vaja
2
-4
/
+2
2020-04-28
firmware: xilinx: Remove eemi ops for clock_disable
Rajan Vaja
2
-5
/
+2
2020-04-28
firmware: xilinx: Remove eemi ops for clock_enable
Rajan Vaja
2
-3
/
+2
2020-04-28
firmware: xilinx: Remove eemi ops for query_data
Rajan Vaja
2
-13
/
+7
[prev]
[next]