aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/clk
AgeCommit message (Expand)AuthorFilesLines
2016-02-02clk: tegra: Fix typos around clearing PLLE bits during enableRhyland Klein1-2/+2
2016-02-02clk: tegra: Do not disable PLLE when under hardware controlMark Kuo1-7/+15
2016-02-02clk: tegra: Fix pllx dyn step calculationRhyland Klein1-5/+5
2016-02-02clk: tegra: pll: Fix potential sleeping-while-atomicAndrew Bresticker1-3/+3
2016-02-02clk: tegra: Fix the misnaming of nvenc from msencRhyland Klein1-1/+1
2016-02-02clk: tegra: Fix naming of MISC registersRhyland Klein1-18/+18
2016-02-02clk: sunxi: add bus gates for A83TVishnu Patekar1-0/+2
2016-02-02clk: sunxi: Add apb0 gates for A83TVishnu Patekar1-0/+2
2016-02-01clk: replace pr_warn() with pr_err() for fatal casesMasahiro Yamada1-5/+5
2016-02-01clk: drop the initial core->parents look-ups from __clk_core_init()Masahiro Yamada1-11/+0
2016-02-01clk: simplify clk_core_get_parent_by_index()Masahiro Yamada1-7/+6
2016-02-01clk: move core->parents allocation to clk_register()Masahiro Yamada1-32/+19
2016-02-01clk: change sizeof(struct clk *) to sizeof(*core->parents)Masahiro Yamada1-4/+4
2016-02-01clk: remove unnecessary !core->parents conditionalMasahiro Yamada1-4/+1
2016-02-01clk: rename __clk_init() into __clk_core_init()Masahiro Yamada1-3/+3
2016-02-01clk: change the argument of __clk_init() into pointer to clk_coreMasahiro Yamada1-8/+5
2016-02-01clk: remove unused first argument of __clk_init()Masahiro Yamada1-3/+2
2016-02-01ARM: pxa: define clock registers as __iomemArnd Bergmann3-25/+24
2016-01-29Merge branch 'clk-fixes' into clk-nextStephen Boyd2-26/+26
2016-01-29Merge tag 'v4.5-rockchip-clkfixes1' of git://git.kernel.org/pub/scm/linux/kernel/git/mmind/linux-rockchip into clk-fixesStephen Boyd2-26/+26
2016-01-29clk: st: avoid uninitialized variable useArnd Bergmann1-2/+6
2016-01-29clk: axi-clkgen: Remove sometimes impossible checkStephen Boyd1-4/+1
2016-01-29clk: axi-clkgen: Add multi-parent supportLars-Peter Clausen1-6/+34
2016-01-29clk: axi-clkgen: Remove version 1 supportLars-Peter Clausen1-121/+4
2016-01-29clk: palmas: fix a possible NULL dereferenceLABBE Corentin1-3/+3
2016-01-29clk: palmas: constify the palmas_clks_of_match_data structureLABBE Corentin1-6/+6
2016-01-29clk: optimize the divider walk in clk_divider_bestdiv()Masahiro Yamada1-3/+2
2016-01-29clk: vt8500: fix sign of possible PLL valuesAndrzej Hajda1-3/+6
2016-01-29clk: add clk_unregister_fixed_rate()Masahiro Yamada1-0/+13
2016-01-29clk: add clk_unregister_fixed_factor()Masahiro Yamada1-0/+13
2016-01-29clk:gcc-msm8916: add missing mss_q6_bimc_axi clockSrinivas Kandagatla1-0/+18
2016-01-29Merge branch 'clk-iproc' into clk-nextStephen Boyd3-16/+127
2016-01-29clk: iproc: Remove __init from headerRay Jui1-11/+11
2016-01-29clk: iproc: Add support for Cygnus audio clocksSimran Rai3-5/+116
2016-01-29clk: Move vendor's Kconfig into CCF menu sectionJames Liao2-6/+3
2016-01-29clk: mediatek: Fix memory leak on clock init failJames Liao1-2/+4
2016-01-29clk: move the common clock's to_clk_*(_hw) macros to clk-provider.hGeliang Tang24-51/+15
2016-01-29clk: xgene: Remove return from void functionStephen Boyd1-1/+1
2016-01-29clk: xgene: Add SoC and PMD PLL clocks with v2 hardwareLoc Ho1-37/+66
2016-01-29clk: s2mps11: remove redundant codeAndi Shyti1-19/+15
2016-01-29clk: s2mps11: remove redundant static variables declarationAndi Shyti1-9/+10
2016-01-29clk: s2mps11: allocate only one structure for clock initAndi Shyti1-44/+7
2016-01-29clk: s2mps11: merge two for loops in oneAndi Shyti1-6/+0
2016-01-29clk-divider: make sure read-only dividers do not write to their registerHeiko Stuebner3-3/+14
2016-01-29clk: tango4: rename ARCH_TANGOX to ARCH_TANGOMarc Gonzalez1-1/+1
2016-01-29clk: scpi: Fix checking return value of platform_device_register_simple()Axel Lin1-1/+1
2016-01-29clk: mvebu: Mark ioremapped memory as __iomemStephen Boyd1-1/+1
2016-01-29clk: sunxi: rewrite sun8i-a23-mbus-clk using the simpler composite clkChen-Yu Tsai1-45/+76
2016-01-29clk: sunxi: rewrite sun6i-ar100 using factors clkChen-Yu Tsai1-174/+61
2016-01-29clk: sunxi: rewrite sun6i-a31-ahb1-clk using factors clk with custom recalcChen-Yu Tsai1-208/+83