aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/cxl/core (follow)
AgeCommit message (Expand)AuthorFilesLines
2022-08-05cxl/hdm: Fix skip allocations vs multiple pmem allocationsDan Williams1-1/+10
2022-08-05cxl/region: Disallow region granularity != window granularityDan Williams1-6/+7
2022-08-05cxl/region: Fix x1 interleave to greater than x1 interleave routingDan Williams1-1/+5
2022-08-05cxl/region: Move HPA setup to cxl_region_attach()Dan Williams2-26/+24
2022-08-05cxl/region: Fix decoder interleave programmingDan Williams1-0/+3
2022-08-05cxl/regions: add padding for cxl_rr_ep_add nested listsBagas Sanjaya1-0/+3
2022-08-05cxl/region: Fix region reference target accountingDan Williams1-28/+43
2022-08-05cxl/region: Fix region commit uninitialized variable warningDan Williams1-17/+13
2022-08-05cxl/region: Fix port setup uninitialized variable warningsDan Williams1-3/+22
2022-08-01cxl/region: Stop initializing interleave granularityDan Williams1-4/+0
2022-08-01cxl/hdm: Fix DPA reservation vs cxl_endpoint_decoder lifetimeDan Williams1-2/+5
2022-08-01cxl/region: Delete 'region' attribute from root decodersDan Williams1-1/+2
2022-08-01cxl/region: decrement ->nr_targets on error in cxl_region_attach()Dan Carpenter1-1/+3
2022-08-01cxl/region: prevent underflow in ways_to_cxl()Dan Carpenter1-2/+3
2022-08-01cxl/region: uninitialized variable in alloc_hpa()Dan Carpenter1-1/+1
2022-07-26cxl/region: Introduce cxl_pmem_region objectsDan Williams4-3/+148
2022-07-26cxl/region: Add region driver boiler plateDan Williams3-1/+65
2022-07-25cxl/hdm: Commit decoder state to hardwareDan Williams3-10/+412
2022-07-25cxl/region: Program target listsDan Williams3-11/+257
2022-07-25cxl/region: Attach endpoint decodersDan Williams3-12/+369
2022-07-25cxl/acpi: Add a host-bridge index lookup mechanismDan Williams1-0/+16
2022-07-25cxl/region: Enable the assignment of endpoint decoders to regionsDan Williams4-2/+310
2022-07-25cxl/region: Allocate HPA capacity to regionsDan Williams1-1/+149
2022-07-25cxl/region: Add interleave geometry attributesBen Widawsky1-0/+134
2022-07-25cxl/region: Add a 'uuid' attributeBen Widawsky1-0/+118
2022-07-21cxl/region: Add region creation supportBen Widawsky4-0/+251
2022-07-21cxl/mem: Enumerate port targets before adding endpointsDan Williams1-0/+41
2022-07-21cxl/hdm: Add sysfs attributes for interleave ways + granularityBen Widawsky1-0/+23
2022-07-21cxl/port: Move dport tracking to an xarrayDan Williams2-51/+40
2022-07-21cxl/port: Move 'cxl_ep' references to an xarray per portDan Williams1-31/+29
2022-07-21cxl/port: Record parent dport when adding portsDan Williams1-12/+15
2022-07-21cxl/port: Record dport in endpoint referencesDan Williams1-17/+35
2022-07-21cxl/hdm: Add support for allocating DPA to an endpoint decoderDan Williams3-1/+259
2022-07-21cxl/hdm: Track next decoder to allocateDan Williams2-0/+16
2022-07-21cxl/hdm: Add 'mode' attribute to decoder objectsDan Williams2-0/+30
2022-07-21cxl/hdm: Enumerate allocated DPADan Williams1-11/+134
2022-07-21cxl/core: Define a 'struct cxl_endpoint_decoder'Dan Williams2-13/+27
2022-07-21cxl/core: Define a 'struct cxl_root_decoder'Dan Williams1-7/+27
2022-07-21cxl/core: Define a 'struct cxl_switch_decoder'Dan Williams2-75/+150
2022-07-19cxl/port: Read CDAT tableIra Weiny1-0/+173
2022-07-10cxl/hdm: Initialize decoder type for memory expander devicesDan Williams1-5/+11
2022-07-10cxl/port: Cache CXL host bridge dataDan Williams1-1/+17
2022-07-10tools/testing/cxl: Add partition supportDan Williams1-6/+1
2022-07-10cxl/mem: Add a debugfs version of 'iomem' for DPA, 'dpamem'Dan Williams2-0/+26
2022-07-10cxl/debug: Move debugfs init to cxl_core_init()Dan Williams3-12/+13
2022-07-09cxl/hdm: Require all decoders to be enumeratedBen Widawsky1-9/+3
2022-07-09cxl/mem: Convert partition-info to resourcesDan Williams2-35/+47
2022-07-09cxl: Introduce cxl_to_{ways,granularity}Dan Williams1-26/+9
2022-07-09cxl/core: Drop is_cxl_decoder()Dan Williams1-6/+0
2022-07-09cxl/core: Drop ->platform_res attribute for root decodersDan Williams2-29/+7
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.