aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/edac/altera_edac.c
AgeCommit message (Expand)AuthorFilesLines
2019-11-22EDAC/altera: Use the Altera System Manager driverThor Thayer1-124/+8
2019-11-22EDAC/altera: Cleanup the ECC ManagerThor Thayer1-20/+1
2019-11-22EDAC/altera: Use fast register IO for S10 IRQsMeng Li1-0/+1
2019-08-07EDAC/altera: Use the proper type for the IRQ status bitsDan Carpenter1-1/+3
2019-07-25edac: altera: Move Stratix10 SDRAM ECC to peripheralThor Thayer1-4/+50
2019-06-20EDAC/altera: Add Stratix10 SDMMC supportThor Thayer1-1/+15
2019-06-20EDAC/altera: Add Stratix10 OCRAM ECC supportThor Thayer1-2/+25
2019-04-02EDAC/altera, firmware/intel: Add Stratix10 ECC DBE SMC callThor Thayer1-0/+1
2019-03-29EDAC/altera: Initialize peripheral FIFOs in probe()Thor Thayer1-71/+91
2019-03-29EDAC/altera: Do less intrusive error injectionThor Thayer1-17/+13
2019-03-23EDAC, altera: Fix S10 Double Bit Error NotificationThor Thayer1-17/+52
2019-02-26EDAC/altera: Add separate SDRAM EDAC configThor Thayer1-31/+36
2019-02-15EDAC, altera: Add missing of_node_put()Huang Zijiang1-1/+4
2018-10-25Merge tag 'edac_for_4.20' of git://git.kernel.org/pub/scm/linux/kernel/git/bp/bpLinus Torvalds1-451/+216
2018-09-28EDAC, altera: Work around int-to-pointer-cast warningsArnd Bergmann1-6/+7
2018-09-25EDAC, altera: Add Stratix10 peripheral supportThor Thayer1-11/+118
2018-09-25EDAC, altera: Merge Stratix10 into the Arria10 SDRAM probe routineThor Thayer1-267/+9
2018-09-25EDAC, altera: Combine Stratix10 and Arria10 probe functionsThor Thayer1-174/+89
2018-09-07regmap: split up regmap_config.use_single_rwDavid Frey1-1/+2
2018-06-17EDAC, altera: Fix an error handling path in altr_s10_sdram_probe()Christophe JAILLET1-1/+2
2018-05-15EDAC, altera: Fix ARM64 build warningThor Thayer1-1/+1
2018-05-12EDAC, altera: Handle SDRAM Uncorrectable Errors on Stratix10Thor Thayer1-10/+57
2018-05-12EDAC, altera: Add support for Stratix10 SDRAM EDACThor Thayer1-14/+441
2017-10-25locking/atomics, EDAC/altera: Convert ACCESS_ONCE() to READ_ONCE()/WRITE_ONCE()Mark Rutland1-5/+5
2017-08-18EDAC, altera: Fix error handling path in altr_edac_device_probe()Christophe JAILLET1-1/+3
2017-07-17EDAC: Get rid of mci->mod_verBorislav Petkov1-2/+0
2017-06-14EDAC, altera: Simplify calculation of total memoryChris Packham1-15/+7
2017-05-24EDAC, altera: Constify irq_domain_opsTobias Klauser1-1/+1
2017-04-06EDAC, altera: Fix peripheral warnings for Cyclone5Thor Thayer1-4/+18
2016-12-15edac: rename edac_core.h to edac_mc.hMauro Carvalho Chehab1-1/+0
2016-10-22EDAC, altera: Disable IRQs while injecting SDRAM errorsThor Thayer1-0/+4
2016-09-23EDAC, altera: Add IRQ Flags to disable IRQ while handlingThor Thayer1-8/+10
2016-09-23EDAC, altera: Correct EDAC IRQ error messageThor Thayer1-1/+1
2016-09-01EDAC, altera: Rename MC trigger to common nameThor Thayer1-1/+1
2016-09-01EDAC, altera: Rename device trigger to common nameThor Thayer1-12/+1
2016-08-10EDAC, altera: Make a10_eccmgr_ic_ops staticWei Yongjun1-1/+1
2016-08-10EDAC, altera: Add Arria10 SD-MMC EDAC supportThor Thayer1-1/+187
2016-08-08EDAC, altera: Add Arria10 QSPI supportThor Thayer1-1/+32
2016-08-08EDAC, altera: Add Arria10 USB supportThor Thayer1-1/+32
2016-08-08EDAC, altera: Add Arria10 DMA supportThor Thayer1-1/+32
2016-08-08EDAC, altera: Add Arria10 NAND supportThor Thayer1-8/+38
2016-06-25EDAC, altera: Add Arria10 Ethernet EDAC supportThor Thayer1-2/+35
2016-06-24EDAC, altera: Add Arria10 ECC memory init functionsThor Thayer1-0/+192
2016-06-24EDAC, altera: Drop some ifdefferyThor Thayer1-29/+33
2016-06-24EDAC, altera: Add panic flag check to A10 IRQThor Thayer1-1/+8
2016-06-24EDAC, altera: Check parent status for Arria10 EDAC blockThor Thayer1-0/+17
2016-06-24EDAC, altera: Make all private data structures staticThor Thayer1-8/+8
2016-06-08EDAC, altera: Handle Arria10 SDRAM child nodeThor Thayer1-3/+17
2016-06-08EDAC, altera: Add ECC Manager IRQ controller supportThor Thayer1-40/+127
2016-04-23EDAC, altera: Avoid unused function warningsArnd Bergmann1-41/+37
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.