aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/amdgpu/amdgpu_ring.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2022-10-18Revert "drm/amdgpu: add debugfs amdgpu_reset_level"Victor Zhao1-3/+0
2022-08-16drm/amdgpu: add debugfs amdgpu_reset_levelVictor Zhao1-0/+3
2022-06-08drm/amd/amdgpu: Fix alignment issueArunpravin Paneer Selvam1-2/+2
2022-06-06drm/amd/amdgpu: Enable high priority gfx queueArunpravin Paneer Selvam1-6/+6
2022-05-04drm/amdgpu: initialize/finalize the ring for mes queueJack Xiao1-41/+104
2022-05-04drm/amdgpu: add helper function to initialize mqd from ring v4Jack Xiao1-0/+48
2022-03-04drm/amdgpu: initialize the vmid_wait with the stub fenceChristian König1-0/+1
2022-02-09drm/amdgpu: Move scheduler init to after XGMI is readyAndrey Grodzovsky1-2/+3
2021-09-14drm/amdgpu: cleanup debugfs for amdgpu ringsNirmoy Das1-12/+6
2021-09-14drm/amdgpu: use IS_ERR for debugfs APIsNirmoy Das1-2/+2
2021-04-20drm/amd/amdgpu/amdgpu_ring: Provide description for 'sched_score'Lee Jones1-0/+1
2021-04-09drm/amdgpu: add the sched_score to amdgpu_ring_initChristian König1-2/+4
2021-02-09drm/amdgpu: cleanup struct amdgpu_ringNirmoy Das1-6/+2
2020-11-13drm/amd/amdgpu/amdgpu_ring: Fix misnaming of param 'max_dw'Lee Jones1-1/+1
2020-11-13drm/amd/amdgpu/amdgpu_ring: Fix a bunch of function misdocumentationLee Jones1-6/+6
2020-11-02drm/amdgpu/amdgpu: use "*" adjacent to data nameDeepak R Varma1-1/+1
2020-08-24drm/amdgpu: Get DRM dev from adev by inline-fLuben Tuikov1-1/+1
2020-08-18drm/scheduler: Scheduler priority fixes (v2)Luben Tuikov1-1/+1
2020-04-13drm/amdgpu/ring: simplify scheduler setup logicAlex Deucher1-3/+1
2020-04-13drm/amdgpu/ring: add no_scheduler flagAlex Deucher1-1/+2
2020-04-09drm/amdgpu: rework sched_list generationNirmoy Das1-2/+12
2020-03-09drm/amdgpu: remove unused functionsNirmoy Das1-70/+0
2020-02-28drm/amdgpu: no need to clean debugfs at amdgpuYintian Tao1-7/+0
2020-02-26drm/amdgpu/ring: move debugfs init into core amdgpu debugfsAlex Deucher1-12/+3
2020-02-26drm/amdgpu: cleanup amdgpu_ring_finiNirmoy Das1-1/+2
2019-06-25Merge branch 'drm-next' into drm-next-5.3Alex Deucher1-1/+2
2019-06-21drm/amdgpu: add the trailing fence per ringJack Xiao1-0/+10
2019-06-11drm/amdgpu: drop the incorrect soft_reset for SRIOVMonk Liu1-1/+1
2019-06-10drm/amd: drop use of drmP.h in amdgpu/amdgpu*Sam Ravnborg1-1/+2
2019-03-20drm/amdgpu: use more entries for the first paging queueChristian König1-0/+2
2018-12-07drm/amdgpu: Skip ring soft recovery when fence was NULLwentalou1-1/+1
2018-11-05drm/amdgpu: further ring test cleanupsChristian König1-1/+7
2018-11-05drm/amdgpu: Retire amdgpu_ring.ready flag v4Andrey Grodzovsky1-1/+21
2018-08-27drm/amdgpu: add ring soft recovery v4Christian König1-0/+25
2018-08-27drm/amdgpu: remove ring lru handlingChristian König1-98/+0
2018-07-18drm/amdgpu: allow for more flexible priority handlingChristian König1-1/+2
2018-06-15drm/amdgpu: define and add extra dword for jpeg ringBoyuan Zhang1-1/+1
2018-05-18drm/amdgpu/vg20:Restruct uvd.inst to support multiple instancesJames Zhu1-0/+1
2018-05-15drm/amdgpu: add emit_reg_write_reg_wait ring callbackAlex Deucher1-0/+20
2018-03-01drm/amd/amdgpu: Mask rptr as well in ring debugfsTom St Denis1-1/+1
2018-02-19drm/amdgpu: cache the fence to wait for a VMIDChristian König1-0/+3
2017-12-18drm/amdgpu: rename amdgpu_wb_* functionsAlex Deucher1-8/+8
2017-12-07drm: move amd_gpu_scheduler into common locationLucas Stach1-7/+7
2017-11-08drm/amdgpu: bypass lru touch for KIQ ring submissionPixel Ding1-1/+2
2017-10-09drm/amdgpu: add framework for HW specific priority settings v9Andres Rodriguez1-1/+75
2017-09-28drm/amdgpu: map compute rings by least recently used pipeAndres Rodriguez1-5/+20
2017-08-29drm/amdgpu: set sched_hw_submission higher for KIQ (v3)Alex Deucher1-4/+12
2017-08-15drm/amdgpu: don't finish the ring if not initializedTrigger Huang1-0/+4
2017-08-15drm/amdgpu: use 256 bit buffers for all wb allocations (v2)Alex Deucher1-49/+16
2017-08-15drm/amdgpu: make wb 256bit function names consistentAlex Deucher1-1/+1
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.