aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/amdgpu/amdgpu_ring.h (follow)
AgeCommit message (Expand)AuthorFilesLines
2022-06-28drm/amdgpu: Prevent race between late signaled fences and GPU reset.Andrey Grodzovsky1-0/+1
2022-05-04drm/amdgpu: define ring structure to access rptr/wptr/fenceJack Xiao1-0/+6
2022-05-04drm/amdgpu: add mes ctx data in amdgpu_ringJack Xiao1-0/+5
2022-05-04drm/amdgpu: add the per-context meta data v3Jack Xiao1-0/+9
2022-05-04drm/amdgpu: add helper function to initialize mqd from ring v4Jack Xiao1-0/+2
2022-03-31drm/amdgpu: Sync up header and implementation to use the same parameter namesMa Jun1-2/+2
2022-03-15drm/amdgpu: only allow secure submission on rings which support thatLang Yu1-0/+1
2022-03-04drm/amdgpu: use job and ib structures directly in CS parsersChristian König1-4/+19
2022-03-04drm/amdgpu: header cleanupChristian König1-5/+30
2022-02-09drm/amdgpu: Move scheduler init to after XGMI is readyAndrey Grodzovsky1-3/+3
2021-12-17drm/amdgpu: introduce new amdgpu_fence object to indicate the job embedded fenceHuang Rui1-3/+1
2021-09-14drm/amdgpu: cleanup debugfs for amdgpu ringsNirmoy Das1-8/+2
2021-09-01drm/amdgpu: detach ring priority from gfx priorityNirmoy Das1-2/+7
2021-08-16drm/amd/amdgpu embed hw_fence into amdgpu_jobJack Zhang1-1/+4
2021-08-05drm/amdgpu: avoid over-handle of fence driver fini in s3 test (v2)Guchun Chen1-2/+2
2021-07-28drm/amdgpu: adjust fence driver enable sequenceLikun Gao1-4/+3
2021-05-19drm/amdgpu: Split amdgpu_device_fini into early and lateAndrey Grodzovsky1-1/+2
2021-04-09drm/amdgpu: add the sched_score to amdgpu_ring_initChristian König1-2/+4
2021-02-09drm/amdgpu: add wave limit functionality for gfx8,9Nirmoy Das1-0/+1
2021-02-09drm/amdgpu: cleanup struct amdgpu_ringNirmoy Das1-5/+1
2020-08-18drm/scheduler: Scheduler priority fixes (v2)Luben Tuikov1-1/+1
2020-07-01drm/amdgpu: add the ring type definition of MESJack Xiao1-1/+2
2020-05-18drm/amdgpu: Add new ring callback to insert memory syncAndrey Grodzovsky1-0/+1
2020-04-28drm/amdgpu: cleanup IB pool handling a bitChristian König1-0/+13
2020-04-28drm/amdgpu: Fix per-IB secure flag GFX hangHuang Rui1-2/+3
2020-04-28drm/amdgpu: Move to a per-IB secure flag (TMZ)Luben Tuikov1-5/+4
2020-04-28drm/amdgpu: expand the context control interface with trust flagHuang Rui1-2/+3
2020-04-28drm/amdgpu: expand the emit tmz interface with trusted flagHuang Rui1-2/+2
2020-04-24drm/amdgpu: protect ring overrunYintian Tao1-1/+2
2020-04-23drm/amdgpu: request reg_val_offs each kiq read regYintian Tao1-2/+3
2020-04-13drm/amdgpu/ring: add no_scheduler flagAlex Deucher1-0/+1
2020-04-09drm/amdgpu: rework sched_list generationNirmoy Das1-3/+11
2020-04-09drm/amdgpu: sync ring type and drm hw_ip typeNirmoy Das1-10/+10
2020-03-09drm/amdgpu: remove unused functionsNirmoy Das1-7/+0
2020-03-09drm/amdgpu: set compute queue priority at mqd_initNirmoy Das1-0/+1
2020-02-26drm/amdgpu/ring: move debugfs init into core amdgpu debugfsAlex Deucher1-0/+4
2019-07-18drm/amdgpu/: increase AMDGPU_MAX_RINGS to add 2nd vcn instanceJames Zhu1-1/+1
2019-06-21drm/amdgpu: add gfx v10 implementation (v10)Hawking Zhang1-2/+2
2019-06-21drm/amdgpu: Add new ring interface preempt_ibRex Zhu1-0/+2
2019-06-21drm/amdgpu: add the trailing fence per ringJack Xiao1-0/+4
2019-06-21drm/amdgpu: Add helper function amdgpu_ring_set_preempt_cond_execRex Zhu1-0/+6
2019-05-24drm/amdgpu: add no_user_fence flag to ring funcsLeo Liu1-0/+1
2019-01-25drm/amdgpu: add flags to emit_ib interface v2Jack Xiao1-2/+2
2018-12-14drm/amdgpu: increase the MAX ring numberEvan Quan1-1/+1
2018-11-05drm/amdgpu: Modify the argument of emit_ib interfaceRex Zhu1-2/+3
2018-11-05drm/amdgpu: Retire amdgpu_ring.ready flag v4Andrey Grodzovsky1-1/+2
2018-09-26drm/amdgpu: Move fence SW fallback warning v3Andrey Grodzovsky1-1/+1
2018-09-26Revert "drm/amdgpu: remove fence fallback"Andrey Grodzovsky1-0/+1
2018-09-19drm/amdgpu: remove fence fallbackChristian König1-1/+0
2018-08-27drm/amdgpu: add ring soft recovery v4Christian König1-0/+4
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.