aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/amdgpu/gfx_v6_0.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2018-11-09drm/amdgpu: abstract the function of enter/exit safe mode for RLCLikun Gao1-20/+4
2018-11-09drm/amdgpu: separate amdgpu_rlc into a single fileLikun Gao1-11/+3
2018-11-09drm/amdgpu: unify rlc function into structureLikun Gao1-9/+19
2018-11-05drm/amdgpu: Modify the argument of emit_ib interfaceRex Zhu1-1/+3
2018-11-05drm/amdgpu: remove messages from IB testsChristian König1-14/+6
2018-11-05drm/amdgpu: further ring test cleanupsChristian König1-15/+10
2018-11-05drm/amdgpu: Retire amdgpu_ring.ready flag v4Andrey Grodzovsky1-11/+5
2018-11-05drm/amdgpu: use scheduler fault instead of reset workChristian König1-2/+21
2018-09-26drm/amdgpu: move more defines into amdgpu_irq.hChristian König1-3/+3
2018-09-26drm/amdgpu: Refine function nameRex Zhu1-2/+2
2018-07-05drm/amdgpu: switch firmware path for SI partsAlex Deucher1-28/+28
2018-04-03drm/amdgpu: Add support for SRBM selection v3Andrey Grodzovsky1-0/+7
2018-02-19drm/amdgpu: separate PASID mapping from VM flush v2Christian König1-3/+2
2018-02-19drm/amdgpu: remove now superflous *_hdp operationChristian König1-37/+2
2018-02-19drm/amdgpu: implement gmc_v6_0_emit_flush_gpu_tlbChristian König1-21/+4
2018-02-19drm/amdgpu: wire up emit_wreg for gfx v6Christian König1-0/+14
2018-02-19drm/amdgpu: forward pasid to backend flush implementationsChristian König1-1/+2
2017-12-27drm/amdgpu: rename vm_id to vmidChristian König1-7/+7
2017-12-06drm/amdgpu/gfx6: use cached values for raster config in clear stateAlex Deucher1-19/+1
2017-12-04drm/amdgpu: change redundant init logs to debug levelpding1-2/+2
2017-09-14drm/amdgpu: revert tile table update for olandJean Delvare1-1/+188
2017-08-15drm/amdgpu: use amdgpu_bo_free_kernel more oftenChristian König1-34/+3
2017-08-15drm/amdgpu: use amdgpu_bo_create_kernel more oftenChristian König1-56/+14
2017-07-25drm/amdgpu: fix the incorrect scratch reg number on gfx v6Huang Rui1-1/+1
2017-06-29drm/amdgpu: Fix the exported always on CU bitmapFlora Cui1-1/+3
2017-06-07drm/amdgpu/gfx: create a common bitmask function (v2)Alex Deucher1-8/+3
2017-06-06drm/amdgpu/gfx6: properly cache mc_arb_ramcfgAlex Deucher1-1/+2
2017-05-24drm/amd/amdgpu: Drop commented out stub functionTom St Denis1-5/+0
2017-05-24drm/amd/amdgpu: Tidy up of gfx_v6_0_setup_rb()Tom St Denis1-5/+5
2017-05-24drm/amd/amdgpu: gfx6 tidy up raster configTom St Denis1-12/+8
2017-05-24drm/amd/amdgpu: Clean up GFX6 tilemode programmingTom St Denis1-880/+676
2017-05-24drm/amdgpu:fix get wrong gfx always on cu masks.Rex Zhu1-2/+8
2017-04-28drm/amdgpu: Make amdgpu_bo_reserve use uninterruptible waits for cleanupMichel Dänzer1-3/+3
2017-04-28drm/amd/amdgpu: Change comp GFXv6 ring name to remove spaceTom St Denis1-1/+1
2017-04-28drm/amdgpu: fix double_offchip_lds_buf for gfx v6Junwei Zhang1-1/+1
2017-03-29drm/amdgpu/gfx6: drop gds unrefsAlex Deucher1-4/+0
2017-03-29drm/amdgpu: switch ih handling to two levels (v3)Alex Deucher1-3/+3
2017-03-29drm/amdgpu: change wptr to 64 bits (v2)Ken Wang1-5/+6
2017-03-29gpu: drm: amd/radeon: Convert printk(KERN_<LEVEL> to pr_<level>Joe Perches1-3/+1
2017-03-29drm/amdgpu: export gfx config double offchip LDS buffers (v3)Junwei Zhang1-0/+6
2017-02-08drm/amd/gfx6: update gb_addr_configFlora Cui1-0/+3
2017-02-08drm/amdgpu/gfx6: clean up spi configurationFlora Cui1-8/+4
2017-02-08drm/amdgpu/gfx6: clean up cu configurationFlora Cui1-62/+38
2017-02-08drm/amdgpu/gfx6: clean up rb configurationFlora Cui1-59/+42
2017-01-27drm/amdgpu: move misc si headers into amdgpuAlex Deucher1-1/+1
2017-01-27drm/amd/amdgpu: remove the uncessary parameter for ib schedulerJunwei Zhang1-1/+1
2017-01-27drm/amdgpu: simplify allocation of scratch regsNils Wallménius1-6/+1
2016-12-20drm/amdgpu: update tile table for oland/hainanFlora Cui1-139/+191
2016-12-20drm/amdgpu: update tile table for verdeFlora Cui1-2/+293
2016-12-20drm/amdgpu: update golden setting/tiling table of tahitiFlora Cui1-146/+198
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.