aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/amdgpu/gfx_v8_0.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2019-01-03drm/amdgpu: Cleanup 2 compiler warningsKent Russell1-2/+0
2019-01-02drm/amdgpu/gfx_v8_0: Reorder the gfx, kiq and kcq rings test sequenceTiecheng Zhou1-13/+35
2018-12-10drm/amdgpu: remove set but not used variable 'grbm_soft_reset'YueHaibing1-4/+2
2018-12-10drm/amdgpu: bypass RLC init under sriov for Tonga (v2)Tiecheng Zhou1-0/+5
2018-11-28drm/amdgpu: Use asic specific doorbell index instead of macro definitionOak Zeng1-5/+5
2018-11-19drivers/gpu/drm/amd/amdgpu/gfx_v8_0.c: Remove duplicate headerBrajeswar Ghosh1-1/+0
2018-11-09drm/amdgpu: abstract the function of enter/exit safe mode for RLCLikun Gao1-143/+58
2018-11-09drm/amdgpu: separate amdgpu_rlc into a single fileLikun Gao1-9/+2
2018-11-09drm/amdgpu: unify rlc function into structureLikun Gao1-11/+17
2018-11-05drm/amdgpu: Modify the argument of emit_ib interfaceRex Zhu1-3/+7
2018-11-05drm/amdgpu: remove messages from IB testsChristian König1-13/+5
2018-11-05drm/amdgpu: cleanup skipping IB test on KIQChristian König1-2/+0
2018-11-05drm/amdgpu: further ring test cleanupsChristian König1-17/+10
2018-11-05drm/amdgpu: Retire amdgpu_ring.ready flag v4Andrey Grodzovsky1-18/+11
2018-11-05drm/amdgpu: increase the size of HQD EOP buffersMarek Olšák1-1/+1
2018-11-05drm/amdgpu: put HQD EOP buffers into VRAMMarek Olšák1-1/+1
2018-11-05drm/amdgpu: use scheduler fault instead of reset workChristian König1-2/+29
2018-10-26drm/amdgpu: Fix compute ring 1.0.0 failure after resetAndrey Grodzovsky1-2/+4
2018-10-10drm/amdgpu: Load fw between hw_init/resume_phase1 and phase2Rex Zhu1-11/+0
2018-10-09drm/amdgpu: Add fw load in gfx_v8 and sdma_v3Rex Zhu1-0/+11
2018-10-09drm/amdgpu: Remove FW_LOAD_DIRECT type support on VIRex Zhu1-200/+49
2018-10-09drm/amdgpu: remove the intterupt handling for the KIQ eventsShirish S1-59/+0
2018-10-09drm/amdgpu: Move gfx flag in_suspend to adevRex Zhu1-10/+3
2018-09-26drm/amdgpu: move more defines into amdgpu_irq.hChristian König1-6/+6
2018-09-26drm/amdgpu: Remove redundant code in gfx_v8_0.cRex Zhu1-20/+0
2018-09-26drm/amdgpu: Halt rlc/cp in rlc_safe_modeRex Zhu1-27/+59
2018-09-26drm/amdgpu: Refine function nameRex Zhu1-2/+2
2018-09-19drm/amdgpu: move reserving GDS/GWS/OA into common codeChristian König1-19/+0
2018-09-19drm/amdgpu: fix up GDS/GWS/OA shiftingChristian König1-9/+0
2018-09-19drm/amdgpu: use processed values for countingA. Wilcox1-2/+2
2018-08-27drm/amdgpu: Change kiq initialize/reset sequence on gfx8Rex Zhu1-19/+30
2018-08-27drm/amdgpu: Refine gfx_v8_0_kcq_disable functionRex Zhu1-14/+15
2018-08-27drm/amdgpu: Remove duplicate code in gfx_v8_0.cRex Zhu1-67/+13
2018-08-27drm/amdgpu: Enable/disable gfx PG feature in rlc safe modeRex Zhu1-1/+10
2018-08-27drm/amdgpu: implement soft_recovery for GFX8 v2Christian König1-0/+13
2018-08-27drm/amdgpu: Set power ungate state when suspend/finiRex Zhu1-4/+0
2018-07-13drm/amd: Use newly added interrupt source defs for VI v3.Andrey Grodzovsky1-6/+8
2018-07-05drm/amdgpu: Split set_pg_state into separate functionRex Zhu1-4/+0
2018-07-05drm/amd/pp: Add gfx pg support in smu through set_powergating_by_smuRex Zhu1-6/+4
2018-07-05drm/amdgpu: Add parsing SQ_EDC_INFO to SQ IH v3.Andrey Grodzovsky1-13/+69
2018-07-05drm/amdgpu: Polish SQ IH.Andrey Grodzovsky1-16/+20
2018-06-15drm/amdgpu: Add plumbing for handling SQ EDC/ECC interrupts v2.David Panariti1-1/+108
2018-06-15drm/amdgpu: Added ISR for CP ECC/EDC interrupt v2.David Panariti1-0/+75
2018-06-15drm/amdgpu: change gfx8 ib test to use WBShirish S1-14/+21
2018-05-15drm/amdgpu: initialize VEGAM GFXLeo Liu1-6/+15
2018-05-15drm/amdgpu: add VEGAM GFX golden settingsLeo Liu1-0/+39
2018-05-15drm/amdgpu: add VEGAM GFX firmware supportLeo Liu1-16/+26
2018-05-15drm/amdgpu: set COMPUTE_PGM_RSRC1 for SGPR/VGPR clearing shadersNicolai Hähnle1-2/+5
2018-04-03drm/amdgpu: Add support for SRBM selection v3Andrey Grodzovsky1-0/+7
2018-02-19drm/amdgpu: separate PASID mapping from VM flush v2Christian König1-3/+2
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.