aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2018-02-28drm/amdgpu: skip ECC for SRIOV in gmc late_initMonk Liu1-1/+1
2018-02-28drm/amd/amdgpu: Correct VRAM width for APUs with GMC9Tom St Denis1-1/+4
2018-01-18drm/amdgpu: only check for ECC on Vega10Alex Deucher1-8/+10
2017-12-27drm/amdgpu: rename vm_id to vmidChristian König1-7/+7
2017-12-27drm/amdgpu: separate VMID and PASID handlingChristian König1-1/+1
2017-12-18drm/amdgpu: implement 2+1 PD support for Raven v3Christian König1-4/+22
2017-12-18drm/amdgpu: rename amdgpu_*_location functionsAlex Deucher1-2/+2
2017-12-18drm/amdgpu: rename amdgpu_program_register_sequenceAlex Deucher1-3/+3
2017-12-15drm/amdgpu: setup the shared and private apertures on gfx9Alex Deucher1-0/+8
2017-12-13drm/amdgpu: convert nbio to use callbacks (v2)Alex Deucher1-12/+3
2017-12-12drm/amdgpu: allow get_vm_pde to change flags as wellChristian König1-4/+6
2017-12-08drm/admgpu: Reduce the usage of soc15ip.hShaoyun Liu1-1/+0
2017-12-08drm/amdgpu: Avoid use SOC15_REG_OFFSET in static const arrayShaoyun Liu1-9/+11
2017-12-06drm/amdgpu: move validation of the VM size into the VM codeChristian König1-3/+3
2017-12-06drm/amdgpu: unify VM size handling of Vega10 with older generationChristian König1-17/+5
2017-12-06drm/amd/include:cleanup vega10 header files.Feifei Xu1-2/+2
2017-12-06drm/amd/include:cleanup vega10 mmhub header files.Feifei Xu1-1/+1
2017-12-06drm/amd/include:cleanup vega10 gc header files.Feifei Xu1-1/+1
2017-12-06drm/amd/include:cleanup vega10 dce header files.Feifei Xu1-2/+2
2017-12-06drm/amd/include: cleanup vega10 umc header files.Feifei Xu1-1/+1
2017-12-06drm/amd/include:cleanup vega10 athub header files.Feifei Xu1-1/+1
2017-12-06drm/amd/include:cleanup vega10 hdp header files.Feifei Xu1-2/+2
2017-12-06drm/amdgpu:partially revert 1cfd8e237f0318e330190ac21d63c58ae6a1f66cMonk Liu1-0/+4
2017-12-06drm/amdgpu/gmc9: make some ECC messages debug onlyAlex Deucher1-2/+2
2017-12-06drm/amdgpu:fix NULL pointer access during drv removeMonk Liu1-1/+1
2017-12-06drm/amdgpu:cleanup GMC & gart garbage functionMonk Liu1-5/+1
2017-12-06drm/amdgpu: Add ability to determine and report if board supports ECC.David Panariti1-0/+206
2017-12-06drm/amdgpu: cleanup vm_size handlingChristian König1-8/+5
2017-12-06drm/amdgpu: remove nonsense const u32 cast on ARRAY_SIZE resultChristian König1-4/+4
2017-12-04drm/amdgpu: resize VRAM BAR for CPU access v6Christian König1-4/+10
2017-11-14drm/amdgpu: Properly allocate VM invalidate eng v2ozeng1-3/+12
2017-09-26drm/amd/amdgpu: add vega10/raven mmhub/athub golden settingsEvan Quan1-0/+23
2017-09-26drm/amdgpu:hdp flush should be put it initializedMonk Liu1-6/+6
2017-09-01drm/amd/amdgpu: Cleanup gmc_v9_0_suspend()Tom St Denis1-3/+1
2017-09-01drm/amd/amdgpu: Tidy up gmc_v9_0_hw_init()Tom St Denis1-8/+2
2017-09-01drm/amd/amdgpu: Tidy up gmc_v9_0_gart_enable()Tom St Denis1-5/+1
2017-09-01drm/amd/amdgpu: Simplify gmc_v9_0_vm_fault_interrupt_state()Tom St Denis1-34/+17
2017-08-29drm/amdgpu: move default gart size setting into gmc modulesAlex Deucher1-1/+15
2017-08-17drm/amd/amdgpu: expose fragment size as module parameter (v2)Roger He1-5/+4
2017-08-17drm/amd/amdgpu: store fragment_size in vm_managerRoger He1-2/+6
2017-07-25drm/amdgpu/gmc9: disable legacy vga features in gmc initAlex Deucher1-0/+16
2017-07-14drm/amdgpu: consistent name all GART related partsChristian König1-2/+2
2017-07-14drm/amdgpu: remove gtt_base_align handlingChristian König1-1/+0
2017-07-14drm/amdgpu/gmc9: get vram width from atom for RavenAlex Deucher1-36/+40
2017-07-14drm/amdgpu: cleanup initializing gtt_sizeChristian König1-9/+1
2017-07-14drm/amdgpu: enable 4 level page table on raven (v3)Hawking Zhang1-11/+21
2017-06-29drm/amdgpu: add new flag AMD_PG_SUPPORT_MMHUBHawking Zhang1-0/+1
2017-06-29drm/amdgpu: add mmhub pg init sequence on ravenHawking Zhang1-0/+8
2017-06-06drm/amdgpu: update to use RREG32_SOC15/WREG32_SOC15 for gmc9Huang Rui1-5/+5
2017-06-06drm/amdgpu: fix the gart table cleared issue for S3Huang Rui1-0/+6
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.