aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/amdgpu/sdma_v3_0.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2019-06-10drm/amd: drop use of drmP.h in remaining filesSam Ravnborg1-1/+1
2019-06-10drm/amd: drop dependencies on drm_os_linux.hSam Ravnborg1-1/+4
2019-04-03drm/amdgpu: Correct the irq types' num of sdmaEmily Deng1-4/+4
2019-01-25drm/amdgpu: add flags to emit_ib interface v2Jack Xiao1-1/+1
2019-01-14drm/amdgpu: Use sdma_engine arrayOak Zeng1-2/+1
2018-11-28drm/amdgpu: Use asic specific doorbell index instead of macro definitionOak Zeng1-1/+1
2018-11-05drm/amdgpu: Refine function nameRex Zhu1-2/+2
2018-11-05drm/amdgpu: Modify the argument of emit_ib interfaceRex Zhu1-1/+4
2018-11-05drm/amdgpu: remove messages from IB testsChristian König1-13/+4
2018-11-05drm/amdgpu: further ring test cleanupsChristian König1-16/+7
2018-11-05drm/amdgpu: Retire amdgpu_ring.ready flag v4Andrey Grodzovsky1-7/+5
2018-11-05drm/amdgpu: use scheduler fault instead of reset workChristian König1-1/+7
2018-10-10drm/amdgpu: Load fw between hw_init/resume_phase1 and phase2Rex Zhu1-8/+0
2018-10-09drm/amdgpu: Add fw load in gfx_v8 and sdma_v3Rex Zhu1-0/+8
2018-10-09drm/amdgpu: Remove FW_LOAD_DIRECT type support on VIRex Zhu1-50/+7
2018-09-26drm/amdgpu: move more defines into amdgpu_irq.hChristian König1-3/+3
2018-09-26drm/amdgpu: make function pointers mandatoryChristian König1-12/+8
2018-08-27drm/amdgpu: use new scheduler load balancing for VMsChristian König1-5/+7
2018-07-13drm/amd: Use newly added interrupt source defs for VI v3.Andrey Grodzovsky1-2/+4
2018-07-05drm/amdgpu/sdma: simplify sdma instance setupAlex Deucher1-8/+6
2018-05-15drm/amdgpu: add VEGAM SDMA golden settingsLeo Liu1-0/+1
2018-05-15drm/amdgpu: add VEGAM SDMA firmware supportLeo Liu1-3/+8
2018-04-03drm/amdgpu/sdma: fix mask in emit_pipeline_syncAlex Deucher1-1/+1
2018-03-07drm/amdgpu: Clean sdma wptr register when only enable wptr pollingEmily Deng1-2/+5
2018-03-05drm/amdgpu: change amdgpu_ttm_set_active_vram_sizeChristian König1-2/+2
2018-02-19drm/amdgpu: separate PASID mapping from VM flush v2Christian König1-3/+2
2018-02-19drm/amdgpu: fix DW estimation on VIChristian König1-1/+1
2018-02-19drm/amdgpu: revert "Add support for filling a buffer with 64 bit value"Christian König1-4/+0
2018-02-19drm/amdgpu: remove now superflous *_hdp operationChristian König1-10/+1
2018-02-19drm/amdgpu: implement gmc_v8_0_emit_flush_gpu_tlbChristian König1-14/+1
2018-02-19drm/amdgpu: wire up emit_wreg for SDMA v3Christian König1-0/+10
2018-02-19drm/amdgpu: forward pasid to backend flush implementationsChristian König1-1/+2
2018-02-19drm/amdgpu: move struct amdgpu_mc into amdgpu_gmc.hChristian König1-2/+2
2017-12-27drm/amdgpu: rename vm_id to vmidChristian König1-9/+7
2017-12-18drm/amdgpu: rename amdgpu_program_register_sequenceAlex Deucher1-30/+30
2017-12-18drm/amdgpu: rename amdgpu_wb_* functionsAlex Deucher1-5/+5
2017-12-12drm/amdgpu: use polling mem to set SDMA3 wptr for VFPixel Ding1-8/+19
2017-12-06drm/amdgpu: remove nonsense const u32 cast on ARRAY_SIZE resultChristian König1-10/+10
2017-12-04drm/amdgpu: change redundant init logs to debug levelpding1-2/+2
2017-09-28drm/amdgpu: delete dead code about fw load checkRex Zhu1-16/+5
2017-09-26drm/amdgpu: Add copy_pte_num_dw member in amdgpu_vm_pte_funcsYong Zhao1-0/+2
2017-09-26drm/amdgpu: Fix a bug in amdgpu_fill_buffer()Yong Zhao1-0/+4
2017-09-26drm/amdgpu: Correct bytes limit for SDMA 3.0 copy and fillYong Zhao1-2/+2
2017-09-26drm/amdgpu/sdma3: set wptr shadow atomicallyXiangliang.Yu1-1/+3
2017-09-26drm/amdgpu/sdma3: Enable sdma wptr polling for SRIOVXiangliang.Yu1-1/+16
2017-07-14drm/amdgpu: Make SDMA phase quantum configurableFelix Kuehling1-1/+31
2017-07-14drm/amdgpu: Enable SDMA_CNTL.ATC_L1_ENABLE for SDMA on CZshaoyunl1-2/+8
2017-05-24drm/amdgpu/sdma3: correct wptr initialization for sdmaYintian Tao1-4/+2
2017-03-29drm/amdgpu: fix vm pte pde flags to 64-bit for sdma (v3)Junwei Zhang1-2/+2
2017-03-29drm/amdgpu: use new flag to handle different firmware loading methodHuang Rui1-2/+2
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.