aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/amdgpu/umc_v6_1.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2022-10-11drm/amdgpu: remove check for CE in RAS error address queryTao Zhou1-7/+3
2022-01-27drm/amdgpu: add umc_fill_error_record to make code more simpleTao Zhou1-15/+3
2022-01-14drm/amdgpu: Modify umc block to fit for the unified ras block data and opsyipechai1-4/+8
2021-04-09drm/amdgpu: split umc callbacks to ras and non-ras onesHawking Zhang1-1/+3
2020-11-02drm/amdgpu/umc: use "*" adjacent to data nameDeepak R Varma1-2/+2
2020-07-23drm/amdgpu: move umc specific macros to headerJohn Clements1-14/+0
2020-04-27drm/amdgpu: decouple EccErrCnt query and clear operationGuchun Chen1-4/+79
2020-04-27drm/amdgpu: switch to SMN interface to operate RSMU index modeGuchun Chen1-5/+24
2020-03-06drm/amdgpu: update page retirement sequenceJohn Clements1-2/+5
2020-03-06drm/amdgpu: toggle DF-Cstate when accessing UMC ras error related registersGuchun Chen1-0/+16
2020-01-14drm/amdgpu: preserve RSMU UMC index mode stateJohn Clements1-2/+41
2020-01-14drm/amdgpu: calculate MCUMC_ADDRT0 per asic's UMC offsetGuchun Chen1-4/+6
2020-01-07drm/amdgpu: updated UMC error address record with correct channel indexJohn Clements1-33/+32
2020-01-07drm/amdgpu: resolved bug in UMC RAS CE queryJohn Clements1-12/+20
2020-01-07drm/amdgpu: resolve bug in UMC 6 error counter queryJohn Clements1-55/+64
2020-01-07drm/amdgpu: update UMC 6.1 RAS error counter register access pathJohn Clements1-5/+5
2019-12-18drm/amdgpu: move umc offset to one new header file for ArcturusGuchun Chen1-16/+1
2019-12-11drm/amdgpu: Added RAS UMC error query support for ArcturusJohn Clements1-14/+64
2019-10-03drm/amdgpu: use GPU PAGE SHIFT for umc retired pageTao Zhou1-1/+1
2019-09-16drm/amdgpu: rename umc ras_init to err_cnt_initTao Zhou1-4/+4
2019-09-16drm/amdgpu: move umc late init from gmc to umc blockTao Zhou1-0/+1
2019-09-13drm/amdgpu: save umc error recordsTao Zhou1-7/+32
2019-08-09drm/amdgpu: implement UMC 64 bits REG operationsTao Zhou1-5/+5
2019-08-02drm/amdgpu: update the calc algorithm of umc ecc error countTao Zhou1-4/+6
2019-08-02drm/amdgpu: implement umc ras init functionTao Zhou1-0/+32
2019-08-02drm/amdgpu: apply umc_for_each_channel macro to umc_6_1Tao Zhou1-56/+28
2019-08-02drm/amdgpu: initialize new parameters and functions for amdgpu_umc structureTao Zhou1-1/+9
2019-08-02drm/amdgpu: remove the clear of MCA_ADDRTao Zhou1-2/+0
2019-07-31drm/amdgpu: query umc ras error addressTao Zhou1-0/+80
2019-07-31drm/amdgpu: add structures for umc error address translationTao Zhou1-0/+10
2019-07-31drm/amdgpu: update algorithm of umc uncorrectable error countingTao Zhou1-6/+6
2019-07-31drm/amdgpu: use 64bit operation macros for umcTao Zhou1-17/+8
2019-07-31drm/amdgpu: add umc v6_1 query error count supportHawking Zhang1-0/+162
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.