aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/amdgpu/uvd_v6_0.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2017-04-04drm/amdgpu: various cleanups for uvd/vce.Rex Zhu1-14/+3
2017-03-29drm/amd/powerplay: add a new register define for APU in VI.Rex Zhu1-2/+6
2017-03-29drm/amdgpu: switch ih handling to two levels (v3)Alex Deucher1-1/+1
2017-03-29drm/amdgpu: change wptr to 64 bits (v2)Ken Wang1-4/+6
2017-02-13drm/amdgpu: read hw register to check pg status.Rex Zhu1-3/+2
2017-02-08drm/amdgpu: refine uvd5.0/6.0 code.Rex Zhu1-13/+8
2017-01-27drm/amdgpu: add get clockgating_state method for uvd v5&v6Huang Rui1-2/+31
2016-12-06drm/amdgpu: fix bug mclk can't change on PolarisRex Zhu1-1/+4
2016-12-06drm/amdgpu: refine uvd 6.0 clock gate feature.Rex Zhu1-20/+92
2016-11-11drm/amdgpu: not set bypass mode for uvd5.0/uvd6.0Rex Zhu1-16/+2
2016-10-27drm/amdgpu: enable uvd bypass mode for CI/VI.Rex Zhu1-5/+4
2016-10-25drm/amdgpu: rework IP block registration (v2)Alex Deucher1-1/+28
2016-10-25drm/amdgpu: move align_mask and nop into ring funcs as well (v2)Christian König1-2/+5
2016-10-25drm/amdgpu: move the ring type into the funcs structure (v2)Christian König1-1/+3
2016-10-25drm/amdgpu: move IB and frame size directly into the engine descriptionChristian König1-29/+13
2016-10-25drm/amdgpu: remove explicit NULL init for parse_csChristian König1-1/+0
2016-10-14drm/amdgpu: fix amdgpu_need_full_reset (v2)Alex Deucher1-7/+7
2016-09-16drm/amdgpu/uvd6: add ring callbacks for ib and dma frame sizeAlex Deucher1-0/+29
2016-08-24drm/amdgpu: switch UVD code to use UVD_NO_OP for paddingAlex Deucher1-1/+1
2016-08-16drm/amd/amdgpu: UVD v6 register cleanupTom St Denis1-16/+11
2016-08-08drm/amd/amdgpu: Partially revert change to UVD v3 CGTom St Denis1-3/+3
2016-08-08drm/amd/amdgpu: enable PG_EN bit in powergating UVDTom St Denis1-0/+2
2016-08-08drm/amd/amdgpu: don't track state in UVD clockgatingTom St Denis1-10/+4
2016-08-08drm/amd/amdgpu: don't set clockgating in uvd_v6_0_start()Tom St Denis1-9/+4
2016-08-08drm/amdgpu: implement UVD6 check/pre/post_soft_resetChunming Zhou1-3/+68
2016-07-29drm/amdgpu: enable UVD VM only on polarisChristian König1-1/+1
2016-07-29drm/amdgpu: move UVD IB test into common code v2Christian König1-37/+2
2016-07-29drm/amdgpu: use begin/end_use for UVD power/clock gatingChristian König1-0/+4
2016-07-29drm/amdgpu: implement UVD VM mode for Stoney v2Christian König1-2/+80
2016-07-07drm/amdgpu: implement HDP functions for UVD v2Christian König1-0/+29
2016-07-07drm/amd/powerplay: set UVD clocks bypass mode for Polaris10Eric Huang1-1/+2
2016-07-07drm/amdgpu/uvd6: De-numberify startupTom St Denis1-14/+25
2016-05-11drm/amdgpu: move VM fields into jobChristian König1-1/+2
2016-05-11drm/amdgpu: move context switch handling into common code v2Christian König1-1/+1
2016-05-11drm/amd/amdgpu: Add name field to amd_ip_funcs (v2)Tom St Denis1-0/+1
2016-05-04drm/amdgpu/uvd6: add bypass support for fiji (v3)Alex Deucher1-0/+19
2016-05-04drm/amd/amdgpu: Drop print_status callbacks.Tom St Denis1-107/+0
2016-05-04drm/amdgpu: use max_dw in ring_initChristian König1-1/+1
2016-05-04drm/amdgpu: handle more than 10 UVD sessions (v2)Arindam Nath1-2/+5
2016-05-02drm/amd/amdgpu: Add SW clock gating support to UVD 5 and 6Tom St Denis1-164/+117
2016-04-04drm/amdgpu: save and restore UVD context with suspend and resumeLeo Liu1-3/+4
2016-03-14Merge drm-fixes into drm-next.Dave Airlie1-2/+5
2016-02-12drm/amdgpu/vi: move uvd tiling config setup into uvd codeAlex Deucher1-0/+10
2016-02-10drm/amdgpu: send UVD IB tests directly to the ring againChristian König1-1/+1
2016-02-10drm/amdgpu: make pad_ib a ring function v3Christian König1-0/+1
2016-02-10drm/amdgpu: remove the ring lock v2Christian König1-4/+4
2016-02-10drm/amdgpu: remove some more semaphore leftoversAlex Deucher1-1/+0
2016-02-10drm/amdgpu: clean up hw semaphore support in driverChunming Zhou1-28/+1
2016-02-08drma/dmgpu: move cg and pg flags into shared headersAlex Deucher1-3/+3
2016-02-08drm/amdgpu: handle uvd pg flags properlyAlex Deucher1-0/+3
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.