aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/amdgpu
AgeCommit message (Expand)AuthorFilesLines
2017-01-27drm/amd/amdgpu: fix locking in bo creation error pathNicolai Hähnle1-1/+2
2017-01-27drm/amd/amdgpu: lock reservation object while creating shadow boNicolai Hähnle1-0/+9
2017-01-27drm/amdgpu: fix typo of CGTSHuang Rui1-1/+1
2017-01-27drm/amdgpu: do not reset gpu for virtualizationXiangliang Yu1-0/+3
2017-01-27drm/amdgpu/virt: enable virtual displayXiangliang Yu1-0/+4
2017-01-27drm/amdgpu/vi: add support virtualizationXiangliang Yu1-2/+32
2017-01-27drm/amdgpu: request/release full gpu access if device is vfXiangliang Yu2-1/+15
2017-01-27drm/amdgpu/virt: implement VI virt operation interfacesXiangliang Yu4-1/+651
2017-01-27drm/amdgpu/virt: add high level interfaces for virtXiangliang Yu2-5/+85
2017-01-27drm/amdgpu/virt: use kiq to access registers (v2)Xiangliang Yu4-0/+75
2017-01-27drm/amdgpu/virt: add runtime flagXiangliang Yu1-0/+4
2017-01-27drm/amdgpu/gfx8: implement emit_rreg/wreg functionXiangliang Yu2-0/+38
2017-01-27drm/amdgpu/ring: add two interfaces to support r/w registers with kiqXiangliang Yu2-0/+4
2017-01-27drm/amdgpu:invoke CSA functions (v2)Monk Liu3-0/+40
2017-01-27drm/amdgpu:add new file for SRIOVMonk Liu3-1/+98
2017-01-27drm/amdgpu:new field members for SRIOVMonk Liu2-0/+8
2017-01-27drm/amd/amdgpu: add check that shadow page tables are GPU-accessibleNicolai Hähnle1-3/+6
2017-01-27drm/amd/amdgpu: add check that shadow page directory is GPU-accessibleNicolai Hähnle1-3/+8
2017-01-27drm/amd/amdgpu: add amdgpu_bo_gpu_accessible helper functionNicolai Hähnle1-0/+9
2017-01-27drm/amd/amdgpu: move eviction counting to amdgpu_bo_move_notifyNicolai Hähnle2-4/+4
2017-01-27drm/ttm: add evict parameter to ttm_bo_driver::move_notifyNicolai Hähnle2-1/+3
2017-01-27drm/amdgpu: refine vce3.0 initialize.Rex Zhu2-18/+35
2017-01-27drm/amdgpu: extend profiling mode.Rex Zhu2-19/+24
2017-01-27drm/amdgpu: fix bug return invalid value to sysfs.Rex Zhu1-1/+1
2017-01-27drm/amdgpu: add get clockgating_state method for vce v3Huang Rui2-4/+37
2017-01-27drm/amdgpu: add get clockgating_state method for uvd v5&v6Huang Rui3-4/+63
2017-01-27drm/amdgpu: add get clockgating_state method for vi commonHuang Rui1-0/+27
2017-01-27drm/amdgpu: add get clockgating_state method for sdma v3Huang Rui1-0/+17
2017-01-27drm/amdgpu: add get clockgating_state method for gmc v8Huang Rui1-0/+16
2017-01-27drm/amdgpu: add get clockgating_state method for gfx v8Huang Rui1-0/+40
2017-01-27drm/amdgpu: add parse clock gating stateHuang Rui2-0/+39
2017-01-27drm/amdgpu: introduce an interface to get clock gating status dynamicallyHuang Rui3-0/+17
2017-01-27drm/amdgpu: remove detect_hw_virtualization interfaceXiangliang Yu3-4/+4
2017-01-27drm/amdgpu/vi: move virtualization detection forwardXiangliang Yu1-11/+13
2017-01-27drm/amdgpu/virt: rename fieldes of virtualization structureXiangliang Yu6-14/+14
2017-01-27drm/amdgpu/gfx8: add support kernel interface queue(KIQ)Xiangliang Yu3-2/+620
2017-01-27drm/amdgpu: PCI I/O bar can be disabledAmber Lin1-2/+2
2017-01-27drm/amd/powerplay: refine powerplay interface.Rex Zhu1-56/+52
2017-01-27drm/amdgpu: use same enter/exit safe mode for gfx_8.Rex Zhu1-94/+1
2017-01-27drm/amd/powerplay: add profiling mode in dpm levelRex Zhu2-2/+19
2017-01-27drm/amdgpu: delete dead definitions of dpm_ip_funcsRex Zhu3-26/+0
2017-01-27drm/amdgpu: delete dead module parameter:amdgpu_powerplay.Rex Zhu2-5/+0
2017-01-27drm/amd/powerplay: Unify dpm level definesRex Zhu5-52/+38
2017-01-27drm/amd/powerplay: delete dpm code for Cz/St.Rex Zhu6-3657/+2
2017-01-27drm/amdgpu: refine gfx_v8 pg code.Rex Zhu1-11/+12
2017-01-27drm/amdgpu: add drm light sleep support for ViRex Zhu1-0/+19
2017-01-27drm/amdgpu: add cgs interface for enter/exit rlc safe mode.Rex Zhu1-0/+18
2017-01-27drm/amdgpu: Refine the way to get atom biosKen Xue1-74/+105
2017-01-27drm/amdgpu: cleanup useless extern functionsHuang Rui1-4/+0
2017-01-27drm/amdgpu: cleanup useless smu_ucode_xfer_vi.hHuang Rui1-101/+0
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.