aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn30/dcn30_clk_mgr.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2022-07-25drm/amd/display: move FPU code from dcn30 clk mgr to DML folderMelissa Wen1-58/+5
2022-06-03drm/amd/display: add CLKMGR changes for DCN32/321Aurabindo Pillai1-2/+13
2022-03-15drm/amd/display: cleaning up smu_if to add future flexibilityLeung, Martin1-10/+3
2022-02-16drm/amd/display: Protect update_bw_bounding_box FPU code.Bas Nieuwenhuizen1-0/+2
2022-02-07drm/amdgpu: move dpcs_3_0_0 headers from dcn to dpcsAlex Deucher1-2/+2
2022-01-18drm/amd/display: DCEFCLK DS on CLK initChris Park1-0/+1
2021-12-14drm/amd/display: implement dc_mode_memclkMartin Leung1-3/+41
2021-07-23drm/amd/display: Populate socclk entries for dcn3.02/3.03Bindu Ramamurthy1-0/+4
2021-07-08drm/amd/display: Round KHz up when calculating clock requestsAric Cyr1-10/+15
2021-06-15drm/amd/display: Cover edge-case when changing DISPCLK WDIVIDERWesley Chalmers1-2/+2
2021-04-20drm/amd/display: Fixed typo in function name.David Galiffi1-2/+2
2021-04-09drm/amd/display: Disable MALL when SMU not presentChris Park1-0/+7
2021-03-23drm/amd/display: DCHUB underflow counter increasing in some scenariosAric Cyr1-1/+3
2021-01-21drm/amd/display: Enable programing of MALL watermarksBhawanpreet Lakha1-9/+9
2021-01-20drm/amd/display: Allow PSTATE chnage when no displays are enabledAric Cyr1-2/+4
2020-12-08drm/amd/display: Expose clk_mgr functions for reuseDmytro Laktyushkin1-1/+1
2020-11-04drm/amdgpu/display: FP fixes for DCN3.x (v4)Alex Deucher1-1/+3
2020-10-23drm/amdgpu/display: add MALL support (v2)Bhawanpreet Lakha1-0/+10
2020-07-27drm/amd/display: Don't compare dppclk before updating DTOAlvin Lee1-3/+4
2020-07-23drm/amdgpu: Remove redundant NULL checkLi Heng1-2/+1
2020-07-08drm/amd/display: Request PHYCLK adjustment on PHY enable/disableJoshua Aberback1-8/+24
2020-07-02drm/amd/display: Preserve gpu memory allocation for life of dcJoshua Aberback1-9/+12
2020-07-01drm/amd/display: Add DCN3 CLK_MGRBhawanpreet Lakha1-0/+543