aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_optc.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2019-08-23drm/amd/display: Expose OTG_V_TOTAL_MID for HW DiagsBayan Zabihiyan1-0/+12
2019-08-23drm/amd/display: fix trigger not generated for freesyncYogesh Mohan Marimuthu1-0/+3
2019-08-15drm/amd/display: Add enum for H-timing divider modeQingqing Zhuo1-4/+5
2019-08-15drm/amd/display: update optc odm interface for more than 2 oppsDmytro Laktyushkin1-2/+1
2019-06-22drm/amd/display: do not need otg lock if otg is not activehersen wu1-1/+10
2019-06-22drm/amd/display: Add DSC support for Navi (v2)Harry Wentland1-0/+18
2019-05-31drm/amd/display: Ensure DRR triggers in BPEryk Brol1-0/+32
2019-05-24drm/amd/display: Program VTG params after programming Global SyncJoshua Aberback1-50/+65
2019-05-24drm/amd/display: stop external access to internal optc sync paramsDmytro Laktyushkin1-12/+35
2019-05-24drm/amd/display: move signal type out of otg dlg paramsDmytro Laktyushkin1-3/+3
2019-02-19drm/amd/display: Refactor for setup periodic interrupt.Yongqiang Sun1-115/+18
2019-02-06drm/amd/display: add n_vid_mul and half pix_rate for odmDmytro Laktyushkin1-2/+5
2019-02-06drm/amd/display: refactor out programming of vupdate interruptAnthony Koo1-11/+40
2019-02-06drm/amd/display: interface to check if timing can be seamlessAnthony Koo1-0/+59
2019-02-06drm/amd/display: Calc vline position in dc.Yongqiang Sun1-4/+76
2019-02-05drm/amd/display: pass vline_config parameter by reference.Yongqiang Sun1-4/+4
2019-01-28drm/amd/display: Add Vline1 interrupt source to InterruptManagerFatemeh Darbehani1-57/+15
2019-01-14drm/amd/display: Use 100 Hz precision for pipe pixel clocksKen Chalmers1-1/+1
2019-01-14drm/amd/display: Fix issue with VLine interrupt not firingKrunoslav Kovac1-16/+9
2019-01-14drm/amd/display: Fix runtime errors for diagnostic testsEric Bernstein1-10/+11
2018-11-19drm/amd/display: clear underflow on optc unblankJun Lei1-10/+9
2018-11-19drm/amd/display: Consolidate two-pixels-per-container checkNikola Cornij1-2/+7
2018-11-05drm/amd/display: remove CRTC_3D_STRUCTURE_V_UPDATE_MODE bit programming.Charlene Liu1-4/+2
2018-11-05drm/amd/display: handle max_vstartup larger than vblank_endDmytro Laktyushkin1-6/+5
2018-10-09drm/amd/display: HLK Periodic Frame Notification test failedMurton Liu1-1/+1
2018-10-09drm/amd/display: fix Interlace video timing.Charlene Liu1-25/+7
2018-07-13drm/amd/display: Add CRC support for DCNDavid Francis1-0/+68
2018-06-15drm/amd/display: Add function to get optc active sizeEric Bernstein1-0/+32
2018-05-18drm/amd/display: Update HW sequencer initializationEric Bernstein1-5/+5
2018-05-15drm/amd/display: Use int for calculating vline startHarry Wentland1-4/+4
2018-04-11drm/amd/display: Add vmax/min_sel prints to dcn10_log_hw_stateAnthony Koo1-0/+6
2018-04-11drm/amd/display: Program v_total_min/max after v_total_cntlAnthony Koo1-6/+6
2018-04-11drm/amd/display: Add vline IRQ programming for DCNSivapiriyanKumarasamy1-0/+76
2017-12-20drm/amd/display: Update FMT and OPPBUF functionsEric Bernstein1-16/+0
2017-12-20drm/amd/display: Only blank DCN when we have set_blank implementationYue Hin Lau1-0/+1279
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.