aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/display/dc/dcn31/dcn31_resource.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2021-11-03drm/amd/display: Added HPO HW control shutdown supportJake Wang1-2/+4
2021-10-28drm/amd/display: Remove unused macrosAnson Jacob1-2/+0
2021-10-28drm/amd/display: restyle dcn31 resource header inline with other asicsDmytro Laktyushkin1-2/+2
2021-10-28drm/amd/display: Defer GAMCOR and DSCL power down sequence to vupdateMichael Strauss1-0/+2
2021-10-28drm/amd/display: Set i2c memory to light sleep during hw initMichael Strauss1-1/+2
2021-10-28BackMerge tag 'v5.15-rc7' into drm-nextDave Airlie1-0/+6
2021-10-19drm/amd/display: increase Z9 latency to workaround underflow in Z9Eric Yang1-2/+2
2021-10-19drm/amd/display: Require immediate flip support for DCN3.1 planesNicholas Kazlauskas1-0/+7
2021-10-19drm/amd/display: Limit display scaling to up to true 4k for DCN 3.1Nikola Cornij1-1/+1
2021-10-19drm/amd/display: Clean Up VPG Low Mem PowerMichael Strauss1-4/+0
2021-10-06drm/amd/display: Limit display scaling to up to 4k for DCN 3.1Nikola Cornij1-1/+1
2021-10-06drm/amd/display: Add dpia debug optionsMeenakshikumar Somasundaram1-1/+2
2021-10-06drm/amd/display: USB4 DPIA enumeration and AUX TunnelingMeenakshikumar Somasundaram1-0/+6
2021-10-06drm/amd/display: Limit display scaling to up to 4k for DCN 3.1Nikola Cornij1-1/+1
2021-10-05drm/amd/display: Fix DCN3 B0 DP Alt MappingLiu, Zhan1-0/+6
2021-09-29drm/amd/display: Defer LUT memory powerdown until LUT bypass latchesMichael Strauss1-1/+1
2021-09-23drm/amd/display: DIG mapping change is causing a blockerLiu, Zhan1-6/+0
2021-09-23drm/amd/display: Disable mem low power for CM HW block on DCN3.1Michael Strauss1-1/+1
2021-09-23drm/amd/display: Fix DCN3 B0 DP Alt MappingLiu, Zhan1-0/+6
2021-09-14drm/amd/display: Enable mem low power control for DCN3.1 sub-IP blocksMichael Strauss1-8/+8
2021-09-14drm/amd/display: Add VPG and AFMT low power support for DCN3.1Michael Strauss1-20/+30
2021-09-14drm/amd/display: Fix multiple memory leaks reported by coverityAnson Jacob1-2/+10
2021-09-01drm/amd/display: fix spelling mistake "alidation" -> "validation"Colin Ian King1-1/+1
2021-09-01drm/amd/display: Set min dcfclk if pipe count is 0Michael Strauss1-1/+62
2021-09-01drm/amd/display: add missing ABM register offsetsJosip Pavic1-1/+1
2021-09-01drm/amd/display: Add DP 2.0 SST DC SupportFangzhi Zuo1-5/+13
2021-09-01drm/amd/display: Add DP 2.0 HPO Link EncoderFangzhi Zuo1-0/+50
2021-09-01drm/amd/display: Add DP 2.0 HPO Stream EncoderFangzhi Zuo1-0/+85
2021-09-01drm/amd/display: Add DP 2.0 Audio Package GeneratorFangzhi Zuo1-0/+38
2021-08-24drm/amd/display: refactor riommu invalidation waEric Yang1-1/+0
2021-08-05drm/amd/display: Assume LTTPR interop for DCN31+Wesley Chalmers1-0/+16
2021-07-21drm/amd/display: Update bounding box for DCN3.1Nicholas Kazlauskas1-0/+1
2021-07-21drm/amd/display: implement workaround for riommu related hangEric Yang1-0/+3
2021-06-15drm: display: Fix duplicate field initialization in dcn31Wan Jiabing1-1/+0
2021-06-04drm/amdgpu/dc: fix DCN3.1 FP handlingAlex Deucher1-1/+17
2021-06-04drm/amd/display: Add DCN3.1 ResourceNicholas Kazlauskas1-0/+2180
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.