aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/display/dc/inc/hw/dccg.h (follow)
AgeCommit message (Expand)AuthorFilesLines
2022-07-25drm/amd/display: Fix dpstreamclk programmingMichael Strauss1-1/+2
2022-06-07drm/amd/display: Add HDMI member to DTOChris Park1-0/+1
2022-06-03drm/amd/display: Implement DTBCLK ref switching on dcn32Alvin Lee1-1/+2
2022-06-03drm/amd/display: add new pixel rate programmingJun Lei1-1/+2
2022-06-03drm/amd/display: Use DTBCLK for valid pixel clockEric Bernstein1-0/+17
2022-06-03drm/amd/display: Add dependant changes for DCN32/321Aurabindo Pillai1-2/+3
2022-06-03drm/amdgpu/display: Prepare for new interfacesLeung, Martin1-2/+2
2022-06-01drm/amd/display: Wait DMCUB to idle state before reset.hengzhou1-1/+1
2022-06-01drm/amd/display: Pass the new context into disable OTG WANicholas Kazlauskas1-1/+1
2022-06-01drm/amd/display: revert Blank eDP on disable/enable drvLeung, Martin1-6/+12
2022-01-25drm/amd/display: Drop DCN for DP2.x logicWenjing Liu1-2/+2
2021-10-19drm/amd/display: Disable dsc root clock when not being usedJake Wang1-0/+9
2021-09-01drm/amd/display: Add DP 2.0 DCCGFangzhi Zuo1-0/+23
2021-06-22drm/amdgpu/display: fold DRM_AMD_DC_DCN3_1 into DRM_AMD_DC_DCNAlex Deucher1-6/+0
2021-06-08drm/amd/display: Add interface for ADD & DROP PIXEL RegistersWesley Chalmers1-0/+4
2021-06-08drm/amd/display: Add Interface to set FIFO ERRDET SW OverrideWesley Chalmers1-0/+2
2021-06-04drm/amd/display: Add DCN3.1 DCCGNicholas Kazlauskas1-0/+56
2020-03-19drm/amd/display: DPP DTO isn't update properly.Yongqiang Sun1-1/+2
2019-10-03drm/amd/display: Revert fixup DPP programming sequenceWesley Chalmers1-2/+1
2019-08-15drm/amd/display: fixup DPP programming sequenceJun Lei1-1/+2
2019-03-27drm/amd/display: Create clock funcsEryk Brol1-0/+1
2019-03-19drm/amd/display: fix up reference clock abstractionsJun Lei1-0/+3
2018-11-05drm/amd/display: add dccg blockDmytro Laktyushkin1-0/+44
2018-11-05drm/amd/display: rename dccg to clk_mgrDmytro Laktyushkin1-47/+0
2018-11-05drm/amd/display: split dccg clock manager into asic foldersDmytro Laktyushkin1-0/+47
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.