aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/display/dc
AgeCommit message (Expand)AuthorFilesLines
2019-08-29drm/amd/display: Correct order of RV family clk managers for RenoirRoman Li1-6/+6
2019-08-29drm/amd/display: build dcn21 blocksBhawanpreet Lakha1-0/+3
2019-08-29drm/amd/display: add dcn21 core DC changesBhawanpreet Lakha4-0/+11
2019-08-29drm/amd/display: call update_bw_bounding_boxBhawanpreet Lakha2-0/+10
2019-08-29drm/amd/display: Handle Renoir in DCBhawanpreet Lakha2-0/+17
2019-08-29drm/amd/display: Fix register namesBhawanpreet Lakha1-2/+2
2019-08-29drm/amd/display: Add Renoir DMLBhawanpreet Lakha6-0/+8058
2019-08-29drm/amd/display: Add Renoir GPIOBhawanpreet Lakha7-0/+687
2019-08-29drm/amd/display: Add Renoir resource (v2)Bhawanpreet Lakha3-1/+1726
2019-08-29drm/amd/display: Add Renoir clock managerBhawanpreet Lakha7-0/+1013
2019-08-29drm/amd/display: Add Renoir Hubbub (v2)Bhawanpreet Lakha3-1/+728
2019-08-29drm/amd/display: Add Renoir hubbub registers listBhawanpreet Lakha3-0/+118
2019-08-29drm/amd/display: Add hubp block for Renoir (v2)Bhawanpreet Lakha3-0/+387
2019-08-29drm/amd/display: Add Renoir irq_services (v2)Bhawanpreet Lakha3-0/+418
2019-08-29drm/amd/display: Add pp_smu functions for RenoirBhawanpreet Lakha1-0/+47
2019-08-29drm/amd/display: Add Renoir hw_seq register listBhawanpreet Lakha1-0/+97
2019-08-29drm/amd/display: Add Renoir clock registers listBhawanpreet Lakha1-0/+17
2019-08-27drm/amdgpu/display: fix build error without CONFIG_DRM_AMD_DC_DSC_SUPPORTYueHaibing1-0/+4
2019-08-23drm/amd/display: 3.2.48Anthony Koo1-1/+1
2019-08-23drm/amd/display: flicking observed while installing driver on Navi10 CFhersen wu2-24/+25
2019-08-23drm/amd/display: Properly read LVTMA_PWRSEQ_CNTLJoshua Aberback1-26/+17
2019-08-23drm/amd/display: revert wait in pipelockJun Lei1-11/+0
2019-08-23drm/amd/display: Use res_cap to acquire i2c instead of pipe countDerek Lai1-1/+2
2019-08-23drm/amd/display: Expose OTG_V_TOTAL_MID for HW DiagsBayan Zabihiyan9-4/+37
2019-08-23drm/amd/display: fix DML not calculating delivery timeJun Lei1-0/+27
2019-08-23drm/amd/display: set av_mute in hw_init for HDMICharlene Liu4-0/+28
2019-08-23drm/amd/display: Add Logging for Gamma Related informationWyatt Wood1-6/+6
2019-08-23drm/amd/display: Enable HW rotationJaehyun Chung3-5/+60
2019-08-23drm/amd/display: add Cursor Degamma logic for DCN2Bayan Zabihiyan7-9/+15
2019-08-23drm/amd/display: fix odm validationDmytro Laktyushkin1-21/+19
2019-08-23drm/amd/display: fix odm stream releaseDmytro Laktyushkin1-33/+32
2019-08-23drm/amd/display: fix dcn20 odm dpp programmingDmytro Laktyushkin2-1/+7
2019-08-23drm/amd/display: Fix number of slices not being checked for dscNikola Cornij1-1/+1
2019-08-23drm/amd/display: fix odm pipe copyDmytro Laktyushkin2-1/+7
2019-08-23drm/amd/display: fix trigger not generated for freesyncYogesh Mohan Marimuthu1-0/+3
2019-08-23drm/amd/display: fix stuck test pattern on right half of displayZi Yu Liao1-1/+1
2019-08-23drm/amd/display: support spdifCharlene Liu2-11/+10
2019-08-23drm/amd/display: 3.2.47Anthony Koo1-1/+1
2019-08-23drm/amd/display: remove unused functionQingqing Zhuo2-6/+0
2019-08-23drm/amd/display: cleaned up coding error in init_hwMartin Leung1-11/+0
2019-08-23drm/amd/display: Add VM page fault handle implementationJaehyun Chung6-3/+21
2019-08-23drm/amd/display: refactor Device ID for external chipsQingqing Zhuo2-6/+17
2019-08-23drm/amd/display: Zero-out dsc init regsNikola Cornij1-0/+2
2019-08-23drm/amd/display: Implement voltage limitation stubJoseph Gravenor1-1/+9
2019-08-23drm/amd/display: add null checks before loggingWyatt Wood1-3/+6
2019-08-23drm/amd/display: set Hratio and VRatio in dmlIlya Bakoulin1-0/+4
2019-08-23drm/amd/display: fix dp stream enableDmytro Laktyushkin2-3/+3
2019-08-23drm/amd/display: fix MPO HUBP underflow with Scatter GatherZi Yu Liao1-0/+3
2019-08-23drm/amd/display: fix audio endpoint not getting disabled issueSu Sung Chung10-42/+74
2019-08-23drm/amd/display: Delete dead code in command_table_helperJulian Parkin3-96/+12
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.