aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/display/dc
AgeCommit message (Expand)AuthorFilesLines
2022-06-07drm/amd/display: Add HDMI member to DTOChris Park1-0/+1
2022-06-07drm/amd/display: Extend soc BB capabilitiyLei, Jun2-1/+2
2022-06-07drm/amd/display: Fix entry into transient encoder assignment mode.Jimmy Kizito5-8/+69
2022-06-07drm/amd/display: Fix dpp dto for disabled pipesDuncan Ma1-0/+4
2022-06-07drm/amd/display: 3.2.188Aric Cyr1-1/+1
2022-06-07drm/amd/display: Enable 3 plane MPOHansen Dsouza2-6/+6
2022-06-07drm/amd/display: add DP sanity checks during enable streamWenjing Liu4-6/+15
2022-06-07drm/amd/display: Correct min comp buffer sizeDuncan Ma1-1/+2
2022-06-07drm/amd/display: Blank eDP on enable drv if odm enabledDuncan Ma4-0/+44
2022-06-07drm/amd/display: Avoid reading LTTPR caps in non-LTTPR mode.Jimmy Kizito1-13/+31
2022-06-07Revert "drm/amd/display: Pass the new context into disable OTG WA"Nicholas Kazlauskas3-12/+12
2022-06-06drm/amdgpu/display: fix DCN3.2 Makefiles for non-x86Alex Deucher2-2/+16
2022-06-06drm/amdgpu/display: make some functions staticAlex Deucher3-6/+6
2022-06-06drm/amd/display: Update optimized blank calc and programmingGabe Teeger5-16/+5
2022-06-06drm/amd/display: update cursor position to DMUB FWDavid Zhang4-0/+136
2022-06-06drm/amd/display: PSRSU+DSC WA for specific TCONDavid Zhang2-0/+15
2022-06-06drm/amd/display: use HW lock mgr for PSR-SUDavid Zhang1-0/+2
2022-06-06drm/amd/display: Set PSR level to enable ALPM by defaultDavid Zhang2-1/+7
2022-06-06drm/amd/display: fix system hang when PSR exitsDavid Zhang2-0/+23
2022-06-06drm/amd/display: add vline time in micro sec to PSR contextDavid Zhang3-0/+5
2022-06-06drm/amd/display: Set default value of line_capture_indicationDavid Zhang1-0/+1
2022-06-06drm/amd/display: Passing Y-granularity to dmub fwDavid Zhang3-0/+18
2022-06-06drm/amd/display: program PSR2 DPCD ConfigurationDavid Zhang2-2/+34
2022-06-06drm/amd/display: update GSP1 generic info packet for PSRSUDavid Zhang1-0/+15
2022-06-06drm/amd/display: combine dirty rectangles in DMUB FWDavid Zhang2-0/+59
2022-06-06drm/amd/display: feed PSR-SU as psr version to dmub FWDavid Zhang1-0/+3
2022-06-03drm/amdgpu/display: Protect some functions with CONFIG_DRM_AMD_DC_DCNAlex Deucher1-0/+4
2022-06-03drm/amd/display: Add ODM seamless boot supportDuncan Ma5-3/+38
2022-06-03drm/amd/display: Implement DTBCLK ref switching on dcn32Alvin Lee10-31/+118
2022-06-03drm/amd/display: Match dprefclk with clk registersSamson Tam1-3/+6
2022-06-03drm/amd/display: cleaning up smu_if to add future flexibilityMartin Leung3-15/+74
2022-06-03drm/amd/display: update disp pattern generator routine for DCN30Aurabindo Pillai1-31/+2
2022-06-03drm/amd/display: Updates for OTG and DCCG clocksSamson Tam3-1/+9
2022-06-03drm/amd/display: FCLK P-state support updatesChaitanya Dhere2-5/+7
2022-06-03drm/amd/display: Introduce new update_clocks logicJun Lei1-52/+73
2022-06-03drm/amd/display: set link fec status during init for DCN32Jingwen Zhu1-1/+5
2022-06-03drm/amd/display: add new pixel rate programmingJun Lei10-8/+95
2022-06-03drm/amd/display: Remove W/A for ODM memory pinsAlvin Lee2-2/+2
2022-06-03drm/amd/display: do not override CURSOR_REQ_MODE when SubVP is not enabledSamson Tam1-2/+5
2022-06-03drm/amd/display: change dsc image width cap for dcn32 and dcn321Dillon Varone2-0/+6
2022-06-03drm/amd/display: Disable DTB Ref Clock Switching in dcn32Dillon Varone1-0/+4
2022-06-03drm/amd/display: set dram speed for all statesDillon Varone2-2/+10
2022-06-03drm/amd/display: Halve DTB Clock Value for DCN32Fangzhi Zuo1-1/+1
2022-06-03drm/amd/display: Add additional guard for FCLK pstate message for DCN321Dillon Varone1-3/+4
2022-06-03drm/amd/display: use updated clock source init routineCharlene Liu2-2/+2
2022-06-03drm/amd/display: Select correct DTO sourceDillon Varone1-0/+27
2022-06-03drm/amd/display: disable idle optimizationsAurabindo Pillai1-0/+1
2022-06-03drm/amd/display: add missing interrupt handlers for DCN32/DCN321Aurabindo Pillai1-1/+64
2022-06-03drm/amd/display: Implement WM table transfer for DCN32/DCN321Alvin Lee1-0/+7
2022-06-03drm/amd/display: Various DML fixes to enable higher timingsDillon Varone3-38/+26
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.