aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/include/asic_reg (follow)
AgeCommit message (Expand)AuthorFilesLines
2019-08-30drm/amdgpu: update IH_CHICKEN in oss 4.0 IP header for VG/RV seriesAaron Liu1-0/+4
2019-08-29drm/amd/display: Add Renoir registers (v3)Bhawanpreet Lakha6-0/+74624
2019-08-27drm/amd: Import smuio_11_0 headers for EEPROM access on Vega20Andrey Grodzovsky2-0/+323
2019-08-15drm/amdgpu: implement querying ras error count for mmhubTao Zhou2-0/+243
2019-08-12drm/amdgpu: add renoir header files (v2)Huang Rui2-0/+1202
2019-08-02drm/amdgpu: add CGTT_GS_NGG_CLK_CTRL register to gc headerXiaojie Yuan2-0/+41
2019-08-02drm/amdgpu: Update NBIO headers to add TXCLK3/4Kent Russell2-0/+36
2019-07-31drm/amd/include: add define of TCP_EDC_CNT_NEWDennis Li1-0/+2
2019-07-31drm/amd/include: add bitfield define for EDC registersDennis Li1-0/+157
2019-07-31drm/amdgpu: add umc v6_1_1 IP headersHawking Zhang2-0/+122
2019-07-31drm/amdgpu: add rsmu v_0_0_2 ip headersHawking Zhang2-0/+59
2019-07-18drm/amdgpu: exposing fica registers to df offsetsJonathan Kim1-0/+4
2019-07-18drm/amdgpu: add VCN2.5 headersLeo Liu2-0/+4588
2019-07-18drm/amdgpu: add sdma 4.2.2 header files for ArcturusLe Ma16-0/+32046
2019-07-18drm/amdgpu: add mmhub 9.4.1 header files for AcrturusLe Ma3-0/+56570
2019-06-22drm/amd/display: Create DWB resource for DCN2Charlene Liu2-0/+20
2019-06-20drm/amdgpu: add SMUIO 11.0 register headersHawking Zhang2-0/+1012
2019-06-20drm/amdgpu: add OSS 5.0 register headersHawking Zhang2-0/+1658
2019-06-20drm/amdgpu: add MMHUB 2.0 register headersHawking Zhang3-0/+10293
2019-06-20drm/amdgpu: add GC 10.1 register headers (v4)Hawking Zhang3-0/+61330
2019-06-20drm/amdgpu: add VCN 2.0 register headersHawking Zhang2-0/+4823
2019-06-20drm/amdgpu: add NBIO 2.3 register headersHawking Zhang3-0/+153523
2019-06-20drm/amdgpu: add MP 11.0 register headersHawking Zhang1-0/+429
2019-06-20drm/amdgpu: add HDP 5.0 register headersHawking Zhang2-0/+876
2019-06-20drm/amdgpu: add DCN 2.0 register headersHawking Zhang2-0/+85539
2019-06-20drm/amdgpu: add CLK 11.0 register headersHawking Zhang2-0/+71
2019-06-20drm/amdgpu: add ATHUB 2.0 register headersHawking Zhang3-0/+3050
2019-05-24drm/amdgpu: add df perfmon regs and funcs for xgmiJonathan Kim1-0/+18
2019-05-24drm/amdgpu: add EDC counter registerJames Zhu1-0/+31
2019-05-24drm/amdgpu: Add replay counter defines to NBIO headersKent Russell3-0/+9
2019-04-23drm/amd/include: Add HUBPREQ_DEBUG register offsetsLeo Li1-0/+8
2019-03-19drm/amd/amdgpu: Add ENGINE_CNTL register to vcn10 headersTom St Denis2-0/+7
2019-01-25drm/amdgpu: update THM IP register header to support BACOJim Qu1-0/+3
2019-01-25drm/amdgpu: update NBIO v7.4 to support BACOJim Qu2-0/+5
2019-01-14drm/amdgpu: update nbio v6.1 register/master to support BACOJim Qu2-0/+6
2019-01-14drm/amdgpu: Add NBIO SMN headers v2Kent Russell3-0/+165
2018-12-05drm/amd/include: Add mmhub 9.4 reg offsets and shift-maskLeo Li2-0/+67
2018-10-12drm/amdgpu/vcn:Add new register offset/mask for VCNJames Zhu2-0/+32
2018-10-10drm/amdgpu: add CP_DEBUG register definition for GC9.0Tao Zhou1-0/+2
2018-10-09drm/amd/powerplay/vega20: enable fan RPM and pwm settings V2Evan Quan2-0/+22
2018-10-09drm/amd/powerplay/vega20: tell the correct gfx voltage V2Evan Quan2-0/+6
2018-09-26drm/amdgpu:Add new register offset/mask to support VCN DPG modeJames Zhu2-0/+33
2018-09-10drm/amd/include: update the bitfield define for PF_MAX_REGIONShaoyun Liu1-2/+2
2018-08-27drm/amdgpu/include: Add mp 11.0 header files. (v2)Feifei Xu2-0/+892
2018-08-27drm/amdgpu/include: add thm 11.0.2 headersEvan Quan2-0/+123
2018-08-27drm/amdgpu/include: Add sdma0/1 4.2 register headerfiles. (v3)Feifei Xu4-0/+8026
2018-08-27drm/amdgpu/include: Add nbio 7.4 header files (v4)Feifei Xu2-0/+53063
2018-08-27drm/amdgpu: add system interrupt mask for jrbcBoyuan Zhang1-0/+2
2018-08-27drm/amdgpu: add system interrupt register offset headerBoyuan Zhang1-0/+2
2018-06-15drm/amdgpu: add more jpeg register offset headersBoyuan Zhang1-0/+20
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.