aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/include/asic_reg (follow)
AgeCommit message (Expand)AuthorFilesLines
2020-06-03drm/amdgpu: Add ATHUB 2.1 header files (v2)Yong Zhao2-0/+2901
2020-06-03drm/amdgpu: add GC 10.3 header files (v2)Likun Gao3-0/+68433
2020-05-11drm/amd/amdgpu: Add missing GRBM bits for GFX 10.1Tom St Denis1-0/+4
2020-04-01drm/amd/amdgpu: Fix SMUIO/PWR Confusion (v2)Tom St Denis2-0/+8
2020-04-01drm/amd/amdgpu: Move PWR_MISC_CNTL_STATUS to its own headerTom St Denis4-7/+57
2020-04-01drm/amd/amdgpu: Add missing SMUIO v12 register to headersTom St Denis2-0/+55
2020-04-01drm/amdgpu: cleanup all virtualization detection routineMonk Liu3-0/+6
2020-04-01drm/amd/amdgpu: Add GFX9.1 PWR_MISC_CNTL_STATUS register to headersTom St Denis2-0/+7
2020-03-06drm/amdgpu: add wafl2 ip headersHawking Zhang2-0/+98
2020-03-06drm/amdgpu: add xgmi ip headersHawking Zhang2-0/+98
2020-02-25amdgpu/gmc_v9: save/restore sdpif regs during S3Shirish S1-0/+2
2020-01-30drm/amdgpu: Enable DISABLE_BARRIER_WAITCNT for ArcturusJoseph Greathouse1-2/+4
2020-01-22drm/amdgpu: add EDC counter registers of gc for ArcturusDennis Li2-0/+1012
2020-01-22drm/amdgpu: update mmhub 9.4.1 header files for AcrturusDennis Li1-0/+128
2020-01-22drm/amdgpu: added support to get mGPU DRAM baseJohn Clements2-0/+11
2020-01-16drm/amd/include: Add OCSC registersRodrigo Siqueira4-2/+24
2020-01-14drm/amdgpu: add defines for DF and TCP HashingJoseph Greathouse3-0/+17
2020-01-14drm/amd/amdgpu: add missing umc_6_1_2_sh_mask.h header file (v2)Tom St Denis1-0/+91
2020-01-14drm/amdgpu: add MCUMC_ADDRT0 offset to ip header fileGuchun Chen2-0/+4
2019-12-23drm/amdgpu: Add mmCOMPUTE_STATIC_THREAD_MGMT_SE4-7 to support ArcturusJames Zhu1-0/+8
2019-12-23drm/amdgpu: add perfmons accessible during df c-statesJonathan Kim1-0/+16
2019-12-18drm/amdgpu: move umc offset to one new header file for ArcturusGuchun Chen1-0/+31
2019-12-18drm/amdgpu: add dpcs20 registersRoman Li2-0/+4559
2019-12-18drm/amdgpu: move dpcs headers to dpcs includesRoman Li2-0/+0
2019-11-22drm/amdgpu: refine query function of mmhub EDC counter in vg20Dennis Li4-310/+138
2019-10-25drm/amdgpu: add VCN0 and VCN1 needed headersJane Jian1-0/+12
2019-10-17drm/amd/display: Add DP_DPHY_INTERNAL_CTR regsBhawanpreet Lakha1-0/+10
2019-10-15drm/amdgpu: add new SMU 7.1.3 registers for BACOAlex Deucher2-0/+3
2019-10-15drm/amdgpu: add new SMU 7.1.2 registers for BACOAlex Deucher2-0/+3
2019-10-15drm/amdgpu: add new SMU 7.0.1 registers for BACOAlex Deucher2-0/+3
2019-10-15drm/amdgpu: add new BIF 5.0 register for BACOAlex Deucher2-0/+3
2019-10-15drm/amdgpu: add new BIF 4.1 register for BACOAlex Deucher2-0/+3
2019-10-15drm/amd/include: add register define for VML2 and ATCL2Dennis Li2-4/+32
2019-10-03drm/amd/amdgpu: add IH cg support on soc15 projectKenneth Feng1-0/+4
2019-10-03drm/amdgpu: Add SMUIO values for other I2C controller v2Kent Russell2-0/+268
2019-09-16drm/amdgpu: add pcie bif ras related registersGuchun Chen2-0/+55
2019-09-13drm/amdgpu: update nbio v7_4 ip header filesHawking Zhang2-5/+5
2019-08-30drm/amdgpu: update IH_CHICKEN in oss 4.0 IP header for VG/RV seriesAaron Liu1-0/+4
2019-08-29drm/amd/display: Add Renoir registers (v3)Bhawanpreet Lakha6-0/+74624
2019-08-27drm/amd: Import smuio_11_0 headers for EEPROM access on Vega20Andrey Grodzovsky2-0/+323
2019-08-15drm/amdgpu: implement querying ras error count for mmhubTao Zhou2-0/+243
2019-08-12drm/amdgpu: add renoir header files (v2)Huang Rui2-0/+1202
2019-08-02drm/amdgpu: add CGTT_GS_NGG_CLK_CTRL register to gc headerXiaojie Yuan2-0/+41
2019-08-02drm/amdgpu: Update NBIO headers to add TXCLK3/4Kent Russell2-0/+36
2019-07-31drm/amd/include: add define of TCP_EDC_CNT_NEWDennis Li1-0/+2
2019-07-31drm/amd/include: add bitfield define for EDC registersDennis Li1-0/+157
2019-07-31drm/amdgpu: add umc v6_1_1 IP headersHawking Zhang2-0/+122
2019-07-31drm/amdgpu: add rsmu v_0_0_2 ip headersHawking Zhang2-0/+59
2019-07-18drm/amdgpu: exposing fica registers to df offsetsJonathan Kim1-0/+4
2019-07-18drm/amdgpu: add VCN2.5 headersLeo Liu2-0/+4588
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.