aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/powerplay
AgeCommit message (Expand)AuthorFilesLines
2017-10-01drm/amd/powerplay: refine code in amd_powerplay.c (v2)Rex Zhu2-36/+25
2017-09-29amdgpu/pp: rewrite fiji pwr virus upload code.Dave Airlie2-9548/+1284
2017-09-29amdgpu/pp: rewrite polaris pwrvirus upload code.Dave Airlie2-9549/+1285
2017-09-29amdgpu/pp: constify soft_dummy_pp_table.Dave Airlie1-1/+1
2017-09-29amdgpu/pp: use array_size to size the pwrvirus tables.Dave Airlie4-8/+4
2017-09-28drm/amd/powerplay: change dmesg log level in powerplayRex Zhu1-1/+1
2017-09-28drm/amdgpu: create powerplay by cgs interfaceRex Zhu2-41/+48
2017-09-28drm/amdgpu: delete pp_enable in adevRex Zhu1-1/+17
2017-09-28drm/amd/powerplay: fix memory leak in powerplayRex Zhu1-0/+1
2017-09-28drm/amd/powerplay: fix spelling mistake: "dividable" -> "divisible"Colin Ian King3-3/+3
2017-09-28amdgpu/pp: reduce size of vega10_fuses_defaultDave Airlie2-1249/+1238
2017-09-28drm/amdgpu: use designated initialiser for thermal_irq_src.Dave Airlie1-3/+3
2017-09-28amdgpu/pp: slim down the pwr virus tables.Dave Airlie4-20324/+20284
2017-09-28amdgpu/pp: move amdgpu_fuses_default into static const.Dave Airlie3-5/+3
2017-09-28amdgpu/pp: move PhwVega10_Magic to static const.Dave Airlie2-2/+1
2017-09-28amdgpu/pp: remove ci_smc/smumgr split.Dave Airlie4-154/+71
2017-09-28drm/amdgpu/vega10: static constify channel_numberDave Airlie1-1/+1
2017-09-28drm/amdgpu/pp: constify some powerplay tablesDave Airlie1-7/+7
2017-09-28amdgpu/powerplay: constify large structDave Airlie2-4/+4
2017-09-26drm/amd/powerplay: delete dead code in smumgrRex Zhu2-119/+0
2017-09-26drm/amd/powerplay: delete SMUM_FIELD_MASKRex Zhu1-2/+2
2017-09-26drm/amd/powerplay: delete SMUM_WAIT_INDIRECT_FIELDRex Zhu3-13/+2
2017-09-26drm/amd/powerplay: delete SMUM_READ_FIELDRex Zhu4-7/+5
2017-09-26drm/amd/powerplay: delete SMUM_SET_FIELDRex Zhu2-11/+6
2017-09-26drm/amd/powerplay: delete SMUM_READ_VFPF_INDIRECT_FIELDRex Zhu6-14/+9
2017-09-26drm/amd/powerplay: delete SMUM_WRITE_VFPF_INDIRECT_FIELDRex Zhu4-29/+23
2017-09-26drm/amd/powerplay: delete SMUM_WRITE_FIELDRex Zhu4-11/+8
2017-09-26drm/amd/powerplay: delete SMU_WRITE_INDIRECT_FIELDRex Zhu3-21/+6
2017-09-26drm/amd/powerplay: move macros to hwmgr.hRex Zhu6-22/+22
2017-09-26drm/amd/powerplay: move PHM_WAIT_VFPF_INDIRECT_FIELD to hwmgr.hRex Zhu6-23/+25
2017-09-26drm/amd/powerplay: move SMUM_WAIT_VFPF_INDIRECT_FIELD_UNEQUAL to hwmgr.hRex Zhu5-18/+22
2017-09-26drm/amd/powerplay: move SMUM_WAIT_INDIRECT_FIELD_UNEQUAL to hwmgr.hRex Zhu4-12/+16
2017-09-26drm/amd/powerplay: add new helper functions in hwmgr.hRex Zhu5-9/+50
2017-09-26drm/amd/powerplay: use SMU_IND_INDEX/DATA_11 pairRex Zhu2-3/+3
2017-09-26drm/amd/powerplay: refine powerplay code.Rex Zhu22-425/+339
2017-09-26drm/amd/powerplay: delete dead code in hwmgr.hRex Zhu1-11/+0
2017-09-26drm/amd/powerplay: refine interface in struct pp_smumgr_funcRex Zhu32-1248/+1225
2017-09-26drm/amd/powerplay: refine phm_register_thermal_interrupt interfaceRex Zhu1-3/+3
2017-09-26drm/amd/powerplay: change alert temperature rangeEric Huang1-2/+2
2017-09-26drm/amd/powerplay: implement register thermal interrupt for Vega10Eric Huang1-0/+33
2017-09-26drm/amd/powerplay: add register thermal interrupt in hwmgr_hw_initEric Huang2-1/+80
2017-09-26drm/amd/powerplay: Simplify smu7_voting_clients()Rex Zhu2-49/+19
2017-09-26drm/amd/powerplay: Add support for CI asics to hwmgrRex Zhu2-47/+128
2017-09-26drm/amd/powerplay: Add support functions for CI to ppatomctrl.cRex Zhu2-0/+86
2017-09-26drm/amd/powerplay: refine dmesg info under powerplayRex Zhu2-8/+8
2017-09-26drm/amd/powerplay: fix set target TDP error on tonga/icelandRex Zhu1-5/+6
2017-09-26drm/amd/powerplay: add CI asics support to smumgr (v3)Rex Zhu7-1/+2976
2017-09-18drm/amd/powerplay: fix pcie max lane define errorRex Zhu1-1/+1
2017-09-18drm/amd/powerplay: fix spelling typo in function nameRex Zhu9-63/+19
2017-09-18drm/amd/powerplay: use struct amd_pm_funcs in powerplayRex Zhu13-138/+65
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.