aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd
AgeCommit message (Expand)AuthorFilesLines
2020-10-30drm/amdgpu: disable DCN and VCN for Navi14 0x7340/C9 SKUFlora Cui1-2/+3
2020-10-30drm/amdgpu/display: fix indentation in defer_delay_converter_wa()Alex Deucher1-7/+7
2020-10-29drm/amdgpu: switch to new allocator v2Christian König1-31/+14
2020-10-29drm/ttm: wire up the new pool as default one v2Christian König1-2/+2
2020-10-28amdgpu: fix a few kernel-doc markup issuesMauro Carvalho Chehab1-3/+5
2020-10-28drm: amdgpu_dm: fix a typoMauro Carvalho Chehab2-4/+4
2020-10-28drm: amdgpu: kernel-doc: update some adev parametersMauro Carvalho Chehab3-21/+20
2020-10-27drm/amdgpu/display: re-add surface size calculation in dcn30_hwseq.cAlex Deucher1-0/+15
2020-10-27drm/amdgpu/pm: fix the fan speed in fan1_input in manual mode for navi1xAlex Deucher1-8/+3
2020-10-27drm/amdgpu/pm: fix the fan speed in fan1_input in manual mode for navi1xAlex Deucher1-8/+3
2020-10-27drm/amd/pm: fix the wrong fan speed in fan1_inputKenneth Feng1-8/+3
2020-10-27drm/amdgpu/swsmu: drop smu i2c bus on navi1xAlex Deucher1-25/+0
2020-10-27drm/amdgpu/swsmu: drop smu i2c bus on navi1xAlex Deucher1-25/+0
2020-10-27drm/amdgpu: drop mem_global_referencedChristian König1-1/+0
2020-10-27drm/amdgpu: add vangogh apu flagHuang Rui2-1/+4
2020-10-27drm/amdgpu: enable MULTI_MON_PP_MCLK_SWITCH DC feature at defaultEvan Quan1-2/+10
2020-10-27drm/amd/display: correct asic type check V2Evan Quan5-7/+16
2020-10-27drm/amd/pm: drop redundant display settingEvan Quan1-12/+0
2020-10-27drm/amd/pm: reconfigure smc on display vbitimeout setting changeEvan Quan2-0/+7
2020-10-27drm/amd/pm: correct the mclk switching settingEvan Quan2-17/+108
2020-10-27drm/amd/pm: enable Polaris watermark table settingEvan Quan2-1/+60
2020-10-27drm/amd/pm: fulfill the Polaris implementation for get_clock_by_type_with_latency()Evan Quan1-0/+67
2020-10-27drm/amd/pm: correct vddc_dep_on_dal_pwrl setupEvan Quan1-3/+15
2020-10-27drm/amd/pm: correct SMC sclk/mclk boot level setupEvan Quan1-0/+8
2020-10-27drm/amd/pm: correct pcie spc cap setupEvan Quan1-0/+2
2020-10-27drm/amd/pm: correct clk/voltage dependence setupEvan Quan1-0/+2
2020-10-27drm/amd/pm: correct the way to get the highest vddcEvan Quan1-2/+28
2020-10-27drm/amd/pm: correct sclk/mclk dpm enablementEvan Quan2-3/+9
2020-10-27drm/amd/pm: correct smc voltage controller setupEvan Quan1-1/+2
2020-10-27drm/amd/pm: correct platformcaps setupEvan Quan3-4/+19
2020-10-27drm/amd/pm: correct VRconfig settingEvan Quan1-1/+14
2020-10-27drm/amd/pm: correct vddc phase control settingEvan Quan2-14/+24
2020-10-27drm/amd/pm: correct avfs fuse settingsEvan Quan1-32/+23
2020-10-27drm/amd/pm: correct Polaris DIDT configurationsEvan Quan2-2/+34
2020-10-27drm/amd/pm: correct Polaris powertune table setupEvan Quan3-1/+85
2020-10-27drm/amd/pm: correct the checks for sclk/mclk SS supportEvan Quan4-1/+26
2020-10-27drm/amd/pm: correct VR shared rail infoEvan Quan5-2/+34
2020-10-27drm/amd/pm: add mc register table initializationEvan Quan4-0/+58
2020-10-27drm/amd/pm: add edc leakage controller settingEvan Quan6-0/+252
2020-10-27drm/amd/pm: setup zero rpm parameters for polaris10Evan Quan3-0/+29
2020-10-27drm/amd/pm: correct polaris10 clock stretcher data table settingEvan Quan1-31/+11
2020-10-27drm/amd/pm: correct the settings for ro range minimum and maximumEvan Quan2-0/+65
2020-10-27drm/amd/pm: drop redundant efuse mask calculationsEvan Quan4-6/+10
2020-10-27drm/amd/pm: optimize AC timing programmingEvan Quan1-1/+1
2020-10-27drm/amd/powerplay: separate Polaris fan table setup from TongaEvan Quan2-1/+87
2020-10-27drm/amd/pm: add PWR_CKS_CNTL settingEvan Quan1-4/+11
2020-10-27drm/amdgpu: correct CG_ACLK_CNTL settingEvan Quan1-3/+11
2020-10-27drm/amd/pm: drop arb table first byte workaroundEvan Quan1-31/+0
2020-10-27drm/amd/pm: add pptable VRHotLevel settingEvan Quan1-0/+3
2020-10-27drm/amd/pm: correct the BootLinkLevel setupEvan Quan1-1/+1
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.