aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/display/intel_display_debugfs.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2022-09-14drm/i915/dsc: convert dsc debugfs entry from output_bpp to input_bpcSwati Sharma1-14/+13
2022-09-13drm/i915/ipc: move IPC debugfs to skl_watermark.cJani Nikula1-53/+1
2022-09-13drm/i915/ipc: refactor and rename IPC functionsJani Nikula1-3/+3
2022-09-09drm/i915: Extract skl_watermark.cVille Syrjälä1-0/+1
2022-08-31drm/i915: move fb_tracking under display sub-structJani Nikula1-2/+2
2022-08-31drm/i915: move opregion to display.opregionJani Nikula1-2/+4
2022-08-29drm/i915: move hotplug to display.hotplugJani Nikula1-8/+8
2022-08-29drm/i915: move wm to display.wmJani Nikula1-12/+12
2022-08-29drm/i915: move and group fbdev under display.fbdevJani Nikula1-1/+1
2022-08-29drm/i915: move dpll under display.dpllJani Nikula1-4/+4
2022-08-04Merge drm/drm-next into drm-intel-nextRodrigo Vivi1-0/+28
2022-07-19drm/i915/display: Add debug print for scaler filterSwati Sharma1-2/+3
2022-05-23drm/i915/display/debug: Expose crtc current bpc via debugfsBhanuprakash Modem1-0/+28
2022-03-30drm/i915/dmc: move dmc debugfs to intel_dmc.cJani Nikula1-74/+1
2022-03-22drm/i915: s/enable/active/ for DRRSVille Syrjälä1-5/+10
2022-03-21drm/i915: Tweak plane ddb allocation trackingVille Syrjälä1-2/+2
2022-03-16drm/i915: Add missing tab to DRRS debugfsVille Syrjälä1-1/+1
2022-03-15drm/i915: Convert fixed_mode/downclock_mode into a listVille Syrjälä1-3/+6
2022-03-15drm/i915: Enable eDP DRRS on ilk/snb port AVille Syrjälä1-3/+0
2022-03-15drm/i915: Stash DRRS state under intel_crtcVille Syrjälä1-52/+16
2022-03-15drm/i915: Eliminate the intel_dp dependency from DRRSVille Syrjälä1-29/+8
2022-03-15drm/i915: Introduce intel_drrs_type_str()Ville Syrjälä1-12/+7
2022-03-15drm/i915: Nuke dev_priv->drrs.typeVille Syrjälä1-1/+1
2022-03-15drm/i915: Simplify intel_panel_info()Ville Syrjälä1-15/+9
2022-03-10drm/i915: Clean up DRRS refresh rate enumVille Syrjälä1-14/+4
2022-03-10drm/i915: Polish drrs type enumVille Syrjälä1-1/+1
2022-03-04drm/i915: Eliminate bigjoiner booleanVille Syrjälä1-1/+1
2022-03-04drm/i915: Start tracking PIPESRC as a drm_rectVille Syrjälä1-2/+2
2022-03-02drm/i915: Use str_enabled_disabled()Lucas De Marchi1-4/+4
2022-03-02drm/i915: Use str_yes_no()Lucas De Marchi1-28/+37
2022-02-28drm/i915: Move intel_display_power_well_is_enabled() to intel_display_power_well.cImre Deak1-0/+1
2022-02-23drm/i915: Dump hw.enable and pipe_modeVille Syrjälä1-2/+5
2022-02-23drm/i915: Dump the crtc hw state alwaysVille Syrjälä1-9/+7
2022-02-18drm/i915/display/tgl+: Implement new PLL programming stepJosé Roberto de Souza1-0/+1
2022-02-18drm/i915: Polish ilk+ wm register bitsVille Syrjälä1-1/+1
2022-02-17drm/i915/fbdev: add intel_fbdev_framebuffer() helperJani Nikula1-3/+3
2022-02-15drm/i915: Change bigjoiner state tracking to use the pipe bitmaskVille Syrjälä1-3/+2
2022-02-15drm/i915: Introduce intel_crtc_is_bigjoiner_{slave,master}()Ville Syrjälä1-1/+1
2022-02-14drm/i915/dg1: Update DMC_DEBUG3 registerChuansheng Liu1-2/+2
2021-12-15drm/i915/fbc: Register per-crtc debugfs filesVille Syrjälä1-2/+5
2021-12-03drm/i915/fbc: Move FBC debugfs stuff into intel_fbc.cVille Syrjälä1-48/+2
2021-12-03drm/i915/fbc: Pass i915 instead of FBC instance to FBC underrun stuffVille Syrjälä1-3/+1
2021-11-19drm/i915/debugfs: move debug printing to intel_display_power.cJani Nikula1-21/+2
2021-11-11drm/i915/fbc: Start passing around intel_fbcVille Syrjälä1-4/+4
2021-11-11drm/i915/fbc: Introduce intel_fbc_set_false_color()Ville Syrjälä1-17/+1
2021-11-11drm/i915/fbc: Introduce intel_fbc_is_compressing()Ville Syrjälä1-19/+4
2021-10-26drm/i915/display: Wait PSR2 get out of deep sleep to update pipeJosé Roberto de Souza1-2/+1
2021-10-14drm/i915: split out vlv sideband to a separate fileJani Nikula1-1/+0
2021-10-08drm/i915/mst: abstract intel_dp_mst_source_support()Jani Nikula1-2/+3
2021-10-01drm/i915/debugfs: pass intel_connector to intel_connector_debugfs_add()Jani Nikula1-1/+2
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.