aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/display/intel_display_power.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2020-01-13drm/i915: Pass intel_encoder to enc_to_*()Ville Syrjälä1-3/+3
2019-12-13drm/i915/icl: Cleanup combo PHY aux power well handlersMatt Roper1-13/+8
2019-12-13drm/i915/tgl: Drop Wa#1178Matt Roper1-3/+3
2019-12-13drm/i915/ehl: Define EHL powerwells independently of ICLMatt Roper1-0/+147
2019-12-10drm/i915/tgl: Program BW_BUDDY registers during display initMatt Roper1-0/+54
2019-11-05drm/i915: update rawclk also on resumeJani Nikula1-0/+3
2019-10-29drm/i915/tgl: Add AUX B & C to DC_OFF_POWER_DOMAINSMatt Roper1-0/+2
2019-10-08drm/i915/tgl: Switch between dc3co and dc5 based on display idlenessAnshuman Gupta1-0/+45
2019-10-08drm/i915/tgl: Enable DC3CO state in "DC Off" power wellAnshuman Gupta1-9/+71
2019-10-08drm/i915/tgl: Add DC3CO mask to allowed_dc_mask and gen9_dc_maskAnshuman Gupta1-6/+23
2019-10-06drm/i915/vga: rename intel_vga_msr_write() to intel_vga_reset_io_mem()Jani Nikula1-1/+1
2019-10-02drm/i915/display: abstract all vgaarb access to intel_vga.[ch]Jani Nikula1-20/+4
2019-09-23drm/i915/tgl: Check the UC health of tc controllers after power onJosé Roberto de Souza1-0/+13
2019-08-28drm/i915: Align power domain names with port namesImre Deak1-183/+178
2019-08-20drm/i915/tgl: Move transcoders to pipes' powerwellsJosé Roberto de Souza1-2/+2
2019-08-20drm/i915: Sanitize PHY state during display core uninitImre Deak1-6/+11
2019-08-16drm/i915: Wrappers for display register waitsDaniele Ceraolo Spurio1-22/+10
2019-08-16drm/i915: Move i915_power_well_id out of i915_reg.hDaniele Ceraolo Spurio1-0/+1
2019-08-12drm/i915/tgl: Fixing up list of PG3 power domains.Anshuman Gupta1-6/+0
2019-08-12drm/i915/icl: Remove DDI IO power domain from PG3 power domainsAnshuman Gupta1-5/+0
2019-08-07drm/i915: abstract display suspend/resume operationsRodrigo Vivi1-13/+67
2019-08-07drm/i915: rename intel_drv.h to display/intel_display_types.hJani Nikula1-1/+1
2019-07-26drm/i915/tgl: skip setting PORT_CL_DW12_* on initializationLucas De Marchi1-4/+8
2019-07-12drm/i915: Propagate "_remove" function name suffix downJanusz Krzysztofik1-3/+3
2019-07-11drm/i915/tgl: apply Display WA #1178 to fix type C donglesLucas De Marchi1-3/+9
2019-07-11drm/i915/tgl: Add power well to support 4th pipeMika Kahola1-3/+25
2019-07-11drm/i915/tgl: Add power well supportImre Deak1-14/+460
2019-07-11drm/i915/tgl: rename TRANSCODER_EDP_VDSC to use on transcoder AJosé Roberto de Souza1-3/+3
2019-07-10drm/i915: Transition port type checks to phy checksMatt Roper1-1/+3
2019-07-10drm/i915/gen11: Convert combo PHY logic to use new 'enum phy' namespaceMatt Roper1-8/+8
2019-07-05drm/i915/ehl: Add support for DPLL4 (v10)Vivek Kasireddy1-0/+3
2019-07-03drm/i915: synchronize_irq() against the actual irqVille Syrjälä1-1/+1
2019-07-01drm/i915: Add state verification for the TypeC port modeImre Deak1-7/+88
2019-07-01drm/i915: Fix the TBT AUX power well enablingImre Deak1-2/+9
2019-07-01drm/i915: Tune down WARNs about TBT AUX power well enablingImre Deak1-5/+11
2019-06-17drm/i915: move modesetting core code under display/Jani Nikula1-0/+4618
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.