aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/display (follow)
AgeCommit message (Expand)AuthorFilesLines
2021-10-14drm/i915: Fix oops on platforms w/o hpd supportVille Syrjälä1-1/+1
2021-10-14drm/i915: Add all per-lane register definitions for icl combo phyVille Syrjälä3-18/+18
2021-10-14drm/i915: Extract icl_combo_phy_loadgen_select()Ville Syrjälä1-9/+14
2021-10-14drm/i915: Remove dead DKL_TX_LOADGEN_SHARING_PMD_DISABLE stuffVille Syrjälä1-8/+0
2021-10-14drm/i915: Use standard form terminating condition for lane for loopsVille Syrjälä1-2/+2
2021-10-14drm/i915: Shrink {icl_mg,tgl_dkl}_phy_ddi_buf_transVille Syrjälä1-6/+6
2021-10-14drm/i915: Remove pointless extra namespace from dkl/snps buf trans structsVille Syrjälä3-12/+12
2021-10-14drm/i915: rename intel_sideband.[ch] to intel_sbi.[ch]Jani Nikula2-2/+2
2021-10-14drm/i915: split out intel_pcode.[ch] to separate fileJani Nikula5-7/+8
2021-10-14drm/i915/bios: gracefully disable dual eDP for nowJani Nikula1-0/+47
2021-10-14drm/i915: split out vlv sideband to a separate fileJani Nikula12-13/+12
2021-10-12drm/i915/display: remove unused intel-mid.h includeLucas De Marchi1-1/+0
2021-10-12Merge drm/drm-next into drm-intel-nextRodrigo Vivi3-3/+86
2021-10-12drm/i915/display: move pin/unpin fb/plane code to a new file.Dave Airlie7-267/+305
2021-10-12drm/i915/display: refactor initial plane config to a separate fileDave Airlie4-276/+301
2021-10-12drm/i915/display: refactor out initial plane config for crtcsDave Airlie1-19/+25
2021-10-12drm/i915/display: let intel_plane_uses_fence be used from other places.Dave Airlie2-1/+2
2021-10-12drm/i915/display: move plane prepare/cleanup to intel_atomic_plane.cDave Airlie3-212/+208
2021-10-12drm/i915/dg2: update link training for 128b/132bJani Nikula2-36/+133
2021-10-12drm/i915/dp: abstract intel_dp_lane_max_vswing_reached()Jani Nikula1-17/+25
2021-10-11Merge tag 'drm-intel-gt-next-2021-10-08' of git://anongit.freedesktop.org/drm/drm-intel into drm-nextDave Airlie3-3/+86
2021-10-08drm/i915/mst: abstract intel_dp_mst_source_support()Jani Nikula5-13/+22
2021-10-08drm/i915/dp: take LTTPR into account in 128b/132b ratesJani Nikula1-0/+18
2021-10-07drm/i915/dg2: fix snps buf trans for uhbrJani Nikula1-1/+3
2021-10-07drm/i915: Free the returned object of acpi_evaluate_dsm()Zenghui Yu1-2/+5
2021-10-06drm/i915: Call intel_dp_dump_link_status() for CR failuresVille Syrjälä1-2/+4
2021-10-06drm/i915: Pimp link training debug printsVille Syrjälä1-61/+108
2021-10-06drm/i915: Print the DP vswing adjustment requestVille Syrjälä1-0/+27
2021-10-06drm/i915: Show LTTPR in the TPS debug printVille Syrjälä3-5/+9
2021-10-06drm/i915: Tweak the DP "max vswing reached?" conditionVille Syrjälä1-3/+19
2021-10-05drm/i915/tc: Delete bogus NULL check in intel_ddi_encoder_destroy()Dan Carpenter1-2/+1
2021-10-04drm/i195: Make the async flip VT-d workaround dynamicVille Syrjälä1-0/+35
2021-10-04drm/i915/pxp: black pixels on pxp disabledAnshuman Gupta3-3/+48
2021-10-04drm/i915/pxp: Add plane decryption supportAnshuman Gupta3-3/+41
2021-10-04drm/i915: Allow per-lane drive settings with LTTPRsVille Syrjälä1-1/+1
2021-10-04drm/i915: Prepare link training for per-lane drive settingsVille Syrjälä1-18/+60
2021-10-04drm/i915: Pass the lane to intel_ddi_level()Ville Syrjälä4-12/+14
2021-10-04drm/i915: Nuke intel_ddi_hdmi_num_entries()Ville Syrjälä3-36/+5
2021-10-04drm/i915: Hoover the level>=n_entries WARN into intel_ddi_level()Ville Syrjälä3-16/+15
2021-10-04drm/i915: De-wrapper bxt_ddi_phy_set_signal_levels()Ville Syrjälä3-35/+24
2021-10-04drm/i915: Nuke useless .set_signal_levels() wrappersVille Syrjälä4-98/+39
2021-10-04drm/i915: Generalize .set_signal_levels()Ville Syrjälä4-76/+71
2021-10-04drm/i915: Introduce has_buf_trans_select()Ville Syrjälä1-2/+9
2021-10-04drm/i915: Introduce has_iboost()Ville Syrjälä1-4/+9
2021-10-04drm/i915: Fix DP clock recovery "voltage_tries" handlingVille Syrjälä1-5/+24
2021-10-01drm/i915: Stop force enabling pipe bottom color gammma/cscVille Syrjälä1-7/+2
2021-10-01drm/i915: Move WaPruneModeWithIncorrectHsyncOffset into intel_mode_valid()Ville Syrjälä1-7/+8
2021-10-01drm/i915: Adjust intel_crtc_compute_config() debug messageVille Syrjälä1-1/+1
2021-10-01drm/i915: Use standard form -EDEADLK checkVille Syrjälä1-4/+3
2021-10-01drm/i915/debugfs: pass intel_connector to intel_connector_debugfs_add()Jani Nikula3-5/+6
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.