aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/display
AgeCommit message (Expand)AuthorFilesLines
2021-03-04drm/i915/edp: modify fixed and downclock modes for MSOJani Nikula1-0/+29
2021-03-04drm/i915/mso: add splitter state checkJani Nikula1-0/+4
2021-03-04drm/i915/mso: add splitter state readout for platforms that support itJani Nikula3-2/+77
2021-03-03drm/i915: Clean up verify_wm_state()Ville Syrjälä2-76/+17
2021-03-03drm/i915: Check tgl+ SAGV watermarks properlyVille Syrjälä1-48/+40
2021-03-03drm/i915: Introduce SAGV transtion watermarkVille Syrjälä2-1/+4
2021-03-03drm/i915: Stuff SAGV watermark into a sub-structureVille Syrjälä2-3/+5
2021-03-03drm/i915: Readout conn_state->max_bpcVille Syrjälä1-8/+16
2021-02-25Merge tag 'drm-next-2021-02-26' of git://anongit.freedesktop.org/drm/drmLinus Torvalds3-4/+1
2021-02-24drm/i915/tgl+: Sanitize the DDI LANES/IO and AUX power domain namesImre Deak2-114/+130
2021-02-23drm/i915/display: Do not allow DC3CO if PSR SF is enabledGwan-gyeong Mun1-0/+7
2021-02-23drm/i915: Nuke INTEL_OUTPUT_FORMAT_INVALIDVille Syrjälä3-4/+1
2021-02-22drm/i915/edp: read sink MSO configuration for eDP 1.4+Jani Nikula2-0/+35
2021-02-22drm/i915/edp: always add fixed mode to probed modes in ->get_modes()Jani Nikula1-7/+9
2021-02-22drm/i915/edp: reject modes with dimensions other than fixed modeJani Nikula1-2/+2
2021-02-22drm/i915/display: Set source_support even if panel do not support PSRJosé Roberto de Souza1-3/+0
2021-02-22drm/i915/display: Remove some redundancy around CAN_PSR()José Roberto de Souza3-6/+5
2021-02-22drm/i915/display: Only write to register in intel_psr2_program_trans_man_trk_ctl()José Roberto de Souza1-12/+2
2021-02-22drm/i915/display: Rename for_each_intel_encoder.*_can_psr to for_each_intel_encoder.*_with_psrJosé Roberto de Souza3-11/+11
2021-02-22drm/i915/display: Allow PSR2 selective fetch to be enabled at run-timeJosé Roberto de Souza2-3/+6
2021-02-21Merge tag 'drm-next-2021-02-19' of git://anongit.freedesktop.org/drm/drmLinus Torvalds60-7087/+10200
2021-02-20drm/i915/vbt: update DP max link rate tableLee Shawn C2-21/+60
2021-02-18drm/i915: Wait for scanout to stop when sanitizing planesVille Syrjälä1-0/+1
2021-02-18drm/i915: Nuke INTEL_OUTPUT_FORMAT_INVALIDVille Syrjälä3-4/+1
2021-02-17drm: Switch to %p4cc format modifierSakari Ailus3-31/+19
2021-02-17drm/i915: Disallow plane x+w>stride on ilk+ with X-tilingVille Syrjälä3-6/+39
2021-02-16drm/i915: s/dev_priv/i915/ for the remainder of DDI clock routingVille Syrjälä1-19/+19
2021-02-16drm/i915: Relocate icl_sanitize_encoder_pll_mapping()Ville Syrjälä1-56/+56
2021-02-16drm/i915: Use .disable_clock() for pll sanitationVille Syrjälä2-90/+3
2021-02-16drm/i915: Split adl-s/rkl from icl_ddi_combo_{enable,disable}_clock()Ville Syrjälä1-29/+62
2021-02-16drm/i915: Extract _cnl_ddi_{enable,disable}_clock()Ville Syrjälä1-64/+44
2021-02-16drm/i915: Sprinkle WARN(!pll) into icl/dg1 .clock_enable()Ville Syrjälä1-0/+6
2021-02-16drm/i915: Sprinkle a few missing locks around shared DDI clock registersVille Syrjälä1-0/+8
2021-02-16drm/i915: Use intel_de_rmw() for DDI clock routingVille Syrjälä1-49/+28
2021-02-16drm/i915: Extract icl+ .{enable,disable}_clock() vfuncsVille Syrjälä1-58/+99
2021-02-16drm/i915: Convert DG1 over to .{enable,disable}_clock()Ville Syrjälä1-22/+21
2021-02-16drm/i195: Extract cnl_ddi_{enable,disable}_clock()Ville Syrjälä1-20/+42
2021-02-16drm/i915: Extract skl_ddi_{enable,disable}_clock()Ville Syrjälä1-15/+38
2021-02-16drm/i915: Extract hsw_ddi_{enable,disable}_clock()Ville Syrjälä3-6/+31
2021-02-16drm/i915: Introduce .{enable,disable}_clock() encoder vfuncsVille Syrjälä4-9/+32
2021-02-16drm/i915: Use intel_ddi_clk_select() for FDIVille Syrjälä3-8/+8
2021-02-13drm/i915: move intel_init_audio_hooks inside displayLucas De Marchi1-0/+1
2021-02-13drm/i915/display: move register functions to display/Lucas De Marchi2-0/+56
2021-02-12drm/i915/gen9_bc: Add W/A for missing STRAP config on TGP PCH + CML combosLyude Paul1-1/+8
2021-02-12drm/i915/gen9_bc: Introduce HPD pin mappings for TGP PCH + CML combosLyude Paul1-0/+10
2021-02-12drm/i915/debugfs: HDCP capability enc NULL checkAnshuman Gupta1-3/+14
2021-02-11drm/i915/display: fix comment on skl strapsLucas De Marchi1-2/+3
2021-02-11drm/i915/gen9_bc: Introduce TGP PCH DDC pin mappingsLyude Paul2-0/+29
2021-02-11drm/i915/display: Handle lane polarity for DDI portUma Shankar3-0/+22
2021-02-10drm/i915/display: Add DDR5 and LPDDR5 BW buddy page entriesJosé Roberto de Souza1-0/+8
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.