aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/gt/intel_context.h (follow)
AgeCommit message (Expand)AuthorFilesLines
2022-10-10drm/i915/guc: Fix revocation of non-persistent contextsTvrtko Ursulin1-2/+1
2022-06-17drm/i915: Improve user experience and driver robustness under SIGINT or similarTvrtko Ursulin1-7/+18
2022-04-05drm/i915: Track context current active timeTvrtko Ursulin1-10/+5
2021-12-13drm/i915: Don't disable interrupts and pretend a lock as been acquired in __timeline_mark_lock().Sebastian Andrzej Siewior1-1/+2
2021-10-15drm/i915: Multi-BB execbufMatthew Brost1-1/+7
2021-10-15drm/i915/guc: Insert submit fences between requests in parent-child relationshipMatthew Brost1-0/+5
2021-10-15drm/i915/guc: Add multi-lrc context registrationMatthew Brost1-0/+2
2021-10-15drm/i915/guc: Introduce context parent-child relationshipMatthew Brost1-0/+41
2021-07-28drm/i915: move intel_context slab to direct module init/exitDaniel Vetter1-0/+3
2021-07-27drm/i915/guc: Support request cancellationMatthew Brost1-0/+7
2021-07-27drm/i915/guc: Implement banned contexts for GuC submissionMatthew Brost1-0/+13
2021-07-27drm/i915/guc: Capture error state on context resetMatthew Brost1-0/+3
2021-07-22drm/i915/guc: Defer context unpin until scheduling is disabledMatthew Brost1-1/+26
2021-07-08drm/i915: Stop storing the ring size in the ring pointer (v3)Jason Ekstrand1-5/+0
2021-03-24drm/i915/gt: SPDX cleanupChris Wilson1-2/+1
2020-12-29drm/i915/gem: Peek at the inflight contextChris Wilson1-0/+5
2020-12-23drm/i915/gt: Consolidate the CS timestamp clocksChris Wilson1-4/+2
2020-09-07drm/i915: Make sure execbuffer always passes ww state to i915_vma_pin.Maarten Lankhorst1-0/+13
2020-03-26drm/i915: Use explicit flag to mark unreachable intel_contextChris Wilson1-0/+5
2020-02-16drm/i915: Track hw reported context runtimeTvrtko Ursulin1-0/+17
2020-02-04drm/i915/gt: Pull sseu context updates under gtChris Wilson1-0/+3
2020-01-09drm/i915/gt: Pull context activation into central intel_context_pin()Chris Wilson1-3/+0
2020-01-09drm/i915/gt: Push context state allocation earlierChris Wilson1-0/+2
2020-01-09drm/i915: Pin the context as we work on itChris Wilson1-1/+6
2019-12-25drm/i915: Add spaces before compound GEM_TRACEChris Wilson1-1/+1
2019-12-21drm/i915: Remove i915->kernel_contextChris Wilson1-3/+6
2019-12-20drm/i915: Push the use-semaphore marker onto the intel_contextChris Wilson1-0/+15
2019-12-20drm/i915: Drop GEM context as a direct link from i915_requestChris Wilson1-0/+42
2019-12-13drm/i915: Introduce new macros for tracingVenkata Sandeep Dhanalakota1-0/+7
2019-10-24drm/i915/gt: Split intel_ring_submissionChris Wilson1-0/+1
2019-08-16drm/i915/gt: Mark context->active_count as protected by timeline->mutexChris Wilson1-0/+3
2019-08-15drm/i915: Protect request retirement with timeline->mutexChris Wilson1-5/+13
2019-08-09drm/i915: Lift timeline into intel_contextChris Wilson1-4/+4
2019-08-09drm/i915: Push the ring creation flags to the backendChris Wilson1-0/+5
2019-08-02drm/i915: Allow sharing the idle-barrier from other kernel requestsChris Wilson1-11/+2
2019-07-22drm/i915/gt: Hook up intel_context_fini()Chris Wilson1-0/+1
2019-07-17drm/i915/oa: Reconfigure contexts on the flyChris Wilson1-0/+3
2019-06-21drm/i915: Provide an i915_active.acquire callbackChris Wilson1-2/+12
2019-06-14drm/i915: Keep contexts pinned until after the next kernel context switchChris Wilson1-0/+3
2019-06-10drm/i915: Allow interrupts when taking the timeline->mutexChris Wilson1-2/+3
2019-04-26drm/i915: Switch back to an array of logical per-engine HW contextsChris Wilson1-22/+5
2019-04-26drm/i915: Pass intel_context to intel_context_pin_lock()Chris Wilson1-7/+27
2019-04-26drm/i915: Export intel_context_instance()Chris Wilson1-6/+13
2019-04-24drm/i915: Pass intel_context to i915_request_create()Chris Wilson1-0/+12
2019-04-24drm/i915: Introduce context->enter() and context->exit()Chris Wilson1-0/+21
2019-04-24drm/i915: Move GraphicsTechnology files under gt/Chris Wilson1-0/+87
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.