aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/gvt/mmio_context.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2019-10-24drm/i915/gt: Split intel_ring_submissionChris Wilson1-0/+1
2019-08-13drm/i915/gvt: factor out tlb and mocs register offset tableZhi Wang1-18/+39
2019-05-28drm/i915: Move more GEM objects under gem/Chris Wilson1-0/+1
2019-05-28Merge tag 'drm-intel-next-2019-05-24' of git://anongit.freedesktop.org/drm/drm-intel into drm-nextDave Airlie1-2/+1
2019-05-21drm/i915/gvt: add 0x4dfc to gen9 save-restore listYan Zhao1-0/+1
2019-05-21drm/i915/gvt: Tiled Resources mmios are in-context mmios for gen9+Yan Zhao1-6/+6
2019-05-21drm/i915/gvt: use cmd to restore in-context mmios to hw for gen9 platformYan Zhao1-7/+3
2019-05-05drm/i915/gvt: Add in context mmio 0x20D8 to gen9 mmio listColin Xu1-0/+1
2019-04-26drm/i915/gvt: Pin the per-engine GVT shadow contextsChris Wilson1-2/+1
2019-04-16drm/i915/gvt: Fix incorrect mask of mmio 0x22028 in gen8/9 mmio listColin Xu1-2/+2
2019-03-26drm/i915: switch intel_uncore_forcewake_for_reg to intel_uncoreDaniele Ceraolo Spurio1-5/+6
2019-03-20drm/i915: use intel_uncore for all forcewake get/putDaniele Ceraolo Spurio1-4/+4
2019-03-08drm/i915: Move over to intel_context_lookup()Chris Wilson1-1/+2
2019-03-05drm/i915: Store the BIT(engine->id) as the engine's maskChris Wilson1-113/+115
2019-01-24Merge tag 'gvt-next-2019-01-24' of https://github.com/intel/gvt-linux into drm-intel-next-queuedRodrigo Vivi1-11/+7
2019-01-10drm/i915/gvt: Enable gfx virtualiztion for CFLfred gao1-11/+7
2018-11-26Merge tag 'gvt-fixes-2018-11-26' of https://github.com/intel/gvt-linux into drm-intel-fixesJoonas Lahtinen1-0/+2
2018-11-12drm/i915/gvt: not to touch undefined MOCS registersXinyun Liu1-0/+2
2018-11-07Merge tag 'gvt-fixes-2018-11-07' of https://github.com/intel/gvt-linux into drm-intel-fixesJoonas Lahtinen1-1/+1
2018-10-31drm/i915/gvt: correct mask setting for CSFE_CHICKEN1Xinyun Liu1-1/+1
2018-09-27BackMerge v4.19-rc5 into drm-nextDave Airlie1-2/+0
2018-09-11Merge tag 'drm-intel-next-2018-09-06-2' of git://anongit.freedesktop.org/drm/drm-intel into drm-nextDave Airlie1-13/+0
2018-08-30drm/i915/gvt: move intel_runtime_pm_get out of spin_lock in stop_scheduleHang Yuan1-2/+0
2018-08-07drm/i915/gvt: Move some MMIO definitions to reg.hZhenyu Wang1-13/+0
2018-07-30BackMerge v4.18-rc7 into drm-nextDave Airlie1-1/+3
2018-07-05drm/i915/gvt: update vreg on inhibit context lri commandHang Yuan1-1/+3
2018-06-13drm/i915/gvt: Enable mmio context init and switch for BXT.Colin Xu1-5/+11
2018-05-18drm/i915: Store a pointer to intel_context in i915_requestChris Wilson1-3/+3
2018-04-30drm/i915: Wrap engine->context_pin() and engine->context_unpin()Chris Wilson1-1/+1
2018-03-28Backmerge tag 'v4.16-rc7' into drm-nextDave Airlie1-0/+3
2018-03-09drm/i915/gvt: Add runtime_pm_get/put into gvt_switch_mmioXiong Zhang1-0/+2
2018-03-06drm/i915/gvt: init mmio by lri command in vgpu inhibit contextWeinan Li1-3/+169
2018-03-06drm/i915/gvt: add interface to check if context is inhibitWeinan Li1-10/+14
2018-03-06drm/i915/gvt: add define GEN9_MOCS_SIZEWeinan Li1-6/+8
2018-02-14drm/i915/gvt: add 0xe4f0 into gen9 render listWeinan Li1-0/+1
2018-02-01drm/i915/gvt: Do not use I915_NUM_ENGINES to iterate over the mocs regs arrayMichel Thierry1-1/+1
2018-02-01drm/i915/gvt: Fix gen8/9_render_mmio_list[0] don't take effectXiong Zhang1-4/+4
2017-12-22drm/i915/gvt: cleanup usage for typed mmio reg vs. offsetZhenyu Wang1-10/+10
2017-12-18drm/i915/gvt: load host render mocs once in mocs switchWeinan Li1-9/+42
2017-12-18drm/i915/gvt: refine mocs save restore policyWeinan Li1-15/+18
2017-12-18drm/i915/gvt: optimize for vGPU mmio switchWeinan Li1-111/+85
2017-12-18drm/i915/gvt: refine trace_render_mmioWeinan Li1-2/+2
2017-12-14Merge tag 'gvt-next-2017-12-14' of https://github.com/intel/gvt-linux into drm-intel-next-queuedRodrigo Vivi1-0/+402
2017-12-08drm/i915/gvt: Rename file render.{c, h} to mmio_context.{c, h}Changbin Du1-0/+403
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.