aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/i915_gem_gtt.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2016-03-18drm/i915: Codify our assumption that the Global GTT is <= 4GiBChris Wilson1-0/+8
2016-03-18drm/i915/gtt: Clean up GGTT probing codeJoonas Lahtinen1-56/+44
2016-03-18drm/i915: Rename dev_priv->gtt to dev_priv->ggttJoonas Lahtinen1-74/+73
2016-03-18drm/i915/gtt: Reference mappable_end variable from pointerJoonas Lahtinen1-2/+1
2016-03-18drm/i915: Use shorter route to dev_private where possibleTvrtko Ursulin1-1/+1
2016-03-16drm/i915: More intel_engine_cs renamingTvrtko Ursulin1-3/+3
2016-03-16drm/i915: Rename intel_engine_cs struct membersTvrtko Ursulin1-7/+7
2016-03-16drm/i915: Rename local struct intel_engine_cs variablesTvrtko Ursulin1-45/+45
2016-03-01drm/i915: Move the NULL sg handling out from rotate_pages()Ville Syrjälä1-10/+8
2016-03-01drm/i915: Reorganize intel_rotation_infoVille Syrjälä1-20/+15
2016-03-01drm/i915: Account for the size of the chroma plane for the rotated gtt viewVille Syrjälä1-1/+1
2016-02-26drm/i915: Reduce the pointer dance of i915_is_ggtt()Chris Wilson1-7/+5
2016-02-26drm/i915: Rename vma->*_list to *_link for consistencyChris Wilson1-5/+5
2016-02-04drm/i915: implement WaIncreaseDefaultTLBEntriesTim Gore1-0/+21
2016-01-28drm/i915: Pass rotation_info to intel_rotate_fb_obj_pages()Ville Syrjälä1-3/+2
2016-01-28drm/i915: Pass stride to rotate_pages()Ville Syrjälä1-2/+5
2016-01-28drm/i915: Rename the rotated gtt view member to 'rotated'Ville Syrjälä1-2/+2
2016-01-27drm/i915: Move stolen memory initialization earlier during loadingImre Deak1-0/+15
2016-01-15drm/i915: Pass the dma_addr_t array as const to rotate_pages()Ville Syrjälä1-1/+1
2016-01-15drm/i915: Set i915_ggtt_view_normal type explicitlyVille Syrjälä1-2/+4
2015-12-21drm/i915: Move Braswell stop_machine GGTT insertion workaroundChris Wilson1-22/+28
2015-12-17drm/i915: Set the map-and-fenceable flag for preallocated objectsChris Wilson1-0/+1
2015-12-17drm/i915: check that we are in an RPM atomic section in GGTT PTE updatersImre Deak1-0/+33
2015-12-10drm/i915: Separate cherryview from valleyviewWayne Boyer1-2/+1
2015-12-10drm/i915: eliminate 'temp' in gen8_for_each_{pdd, pdpe, pml4e} macrosDave Gordon1-21/+18
2015-11-19drm/i915: Stuff rotation params into view unionDaniel Vetter1-2/+2
2015-11-18drm/i915: Turn vgpu pdps into an arrayVille Syrjälä1-7/+4
2015-11-18drm/i915: Add functions to emit register offsets to the ringVille Syrjälä1-6/+6
2015-11-17drm/i915: Serialise updates to GGTT with access through GGTT on BraswellChris Wilson1-0/+24
2015-10-19drm/i915/gen8: Flip the 48b switchMichel Thierry1-1/+6
2015-10-15drm/i915: restore ggtt double-bind avoidanceDaniel Vetter1-12/+34
2015-09-30drm/i915: Add LO/HI PRIVATE_PAT registersVille Syrjälä1-4/+4
2015-09-24drm/i915: Defer adding preallocated stolen objects to the VM listChris Wilson1-1/+1
2015-09-23drm/i915: Enable querying offset of UV plane with intel_plane_obj_offsetTvrtko Ursulin1-0/+2
2015-09-23drm/i915: Support NV12 in rotated GGTT mappingTvrtko Ursulin1-6/+31
2015-09-23drm/i915: Support appending to the rotated pages mappingTvrtko Ursulin1-8/+13
2015-09-23drm/i915/gtt: Do not initialize drm_mm twice.Michał Winiarski1-8/+18
2015-09-04drm/i915/gtt: Avoid calling kcalloc in a loop when allocating temp bitmapsMichał Winiarski1-31/+18
2015-09-02drm/i915: guest i915 notification for Intel GVT-gZhiyuan Lv1-0/+41
2015-09-02drm/i915: preallocate pdps for 32 bit vgpuZhiyuan Lv1-0/+33
2015-08-14drm/i915: Always pass dev pointer in pdp_initMichel Thierry1-1/+1
2015-08-14drm/i915: Use complete virtual address range on 32-bit platformsMichel Thierry1-8/+0
2015-08-14drm/i915/gtt: Allow >= 4GB offsets in X86_32Michel Thierry1-4/+4
2015-08-14drm/i915/gen8: Add ppgtt info and debug_dumpMichel Thierry1-0/+84
2015-08-14drm/i915/gen8: Initialize PDPs and PML4Michel Thierry1-0/+38
2015-08-14drm/i915/gen8: Add 4 level support in insert_entries and clear_rangeMichel Thierry1-16/+36
2015-08-14drm/i915/gen8: Pass sg_iter through pte insertsMichel Thierry1-5/+6
2015-08-14drm/i915/gen8: Add 4 level switching infrastructure and lrc supportMichel Thierry1-5/+12
2015-08-14drm/i915/gen8: implement alloc/free for 4lvlMichel Thierry1-14/+225
2015-08-14drm/i915/gen8: Add PML4 structureMichel Thierry1-10/+17
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.