aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/i915_gem_request.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2017-06-28drm/i915: Avoid keeping waitboost active for signaling threadsChris Wilson1-1/+6
2017-06-08drm/i915: Remove the spin-request during execbuf await_requestChris Wilson1-12/+6
2017-06-08drm/i915: Check signaled state after enabling signalingChris Wilson1-1/+1
2017-05-23drm/i915: Remove misleading comment in request_allocMichał Winiarski1-3/+0
2017-05-17drm/i915: Split execlist priority queue into rbtree + linked listChris Wilson1-2/+2
2017-05-04drm/i915: Use engine->context_pin() to report the intel_ringChris Wilson1-3/+6
2017-05-03drm/i915: Switch the global i915.semaphores check to a local predicateChris Wilson1-1/+3
2017-05-03drm/i915: Do not record a successful syncpoint for a dma-awaitChris Wilson1-18/+19
2017-05-03drm/i915: Rename intel_timeline.sync_seqno[] to .global_sync[]Chris Wilson1-4/+4
2017-05-03drm/i915: Squash repeated awaits on the same fenceChris Wilson1-0/+9
2017-05-03drm/i915: Lift timeline ordering to await_dma_fenceChris Wilson1-3/+9
2017-05-03drm/i915: Unwrap top level fence-arrayChris Wilson1-23/+18
2017-04-26drm/i915: Skip waking the signaler when enabling before request submissionChris Wilson1-2/+2
2017-04-25drm/i915: Differentiate between sw write location into ring and last hw readChris Wilson1-4/+12
2017-04-22drm/i915: Confirm the request is still active before adding it to the awaitChris Wilson1-0/+3
2017-04-15drm/i915: Copy user requested buffers into the error stateChris Wilson1-0/+16
2017-04-07drm/i915: Advance ring->head fully when idleChris Wilson1-10/+22
2017-04-07drm/i915: Assert the engine is idle before overwiting the HWSChris Wilson1-1/+1
2017-03-31drm/i915: Combine reset_all_global_seqno() loops into oneChris Wilson1-9/+5
2017-03-31drm/i915: Remove redudant wait for each engine to idle from seqno wrapChris Wilson1-3/+0
2017-03-31drm/i915: Move retire-requests into i915_gem_wait_for_idle()Chris Wilson1-3/+0
2017-03-30drm/i915: Use a dummy timeline name for a signaled fenceChris Wilson1-0/+11
2017-03-21drm/i915: Remove intel_ring.last_retired_headChris Wilson1-1/+1
2017-03-16drm/i915: Split I915_RESET_IN_PROGRESS into two flagsChris Wilson1-1/+1
2017-03-08Merge tag 'drm-intel-next-2017-03-06' of git://anongit.freedesktop.org/git/drm-intel into drm-nextDave Airlie1-243/+256
2017-03-03drm/i915: Ensure the engine is idle before manually changing HWSChris Wilson1-0/+3
2017-03-02drm/i915: Drop spinlocks around adding to the client request listChris Wilson1-28/+6
2017-03-02drm/i915: s/assert_spin_locked/lockdep_assert_held/Chris Wilson1-2/+2
2017-03-02drm/i915: Assert that fence->lock is held in an irq-safe mannerChris Wilson1-1/+4
2017-03-02sched/headers: Prepare for the reduction of <linux/sched.h>'s signal API dependencyIngo Molnar1-0/+1
2017-03-02sched/headers: Prepare for new header dependencies before moving code to <linux/sched/clock.h>Ingo Molnar1-0/+2
2017-02-27drm/i915: Signal first fence from irq handler if completeChris Wilson1-1/+1
2017-02-23drm/i915: Remove one level of indention from wait-for-executeChris Wilson1-21/+18
2017-02-23drm/i915: Immediately process a reset before starting waitingChris Wilson1-0/+3
2017-02-23drm/i915: Refactor direct GPU reset from request waitersChris Wilson1-8/+12
2017-02-23drm/i915: Replace reset_wait_queue with default_wake_functionChris Wilson1-23/+7
2017-02-23drm/i915: Remove the preempted request from the execution queueChris Wilson1-0/+55
2017-02-23drm/i915: Protect the request->global_seqno with the engine->timeline lockChris Wilson1-15/+30
2017-02-23drm/i915: Deconstruct execute fenceChris Wilson1-38/+12
2017-02-23drm/i915: Inline __i915_gem_request_wait_for_execute()Chris Wilson1-49/+29
2017-02-23drm/i915: Add ourselves to the gpu error waitqueue for the entire waitChris Wilson1-5/+5
2017-02-23drm/i915: Use a local to shorten req->i915->gpu_error.wait_queueChris Wilson1-4/+4
2017-02-23drm/i915: Move reserve_seqno() next to unreserve_seqno()Chris Wilson1-84/+77
2017-02-23drm/i915: Keep a global seqno per-engineChris Wilson1-38/+45
2017-02-21drm/i915/tracepoints: Add request submit and execute tracepointsTvrtko Ursulin1-0/+2
2017-02-21drm/i915/tracepoints: Tidy i915_gem_request_wait_beginTvrtko Ursulin1-1/+1
2017-02-17drm/i915: Break i915_spin_request() if we see an interruptChris Wilson1-1/+11
2017-02-16drm/i915: Check for timeout completion when waiting for the rq to submittedChris Wilson1-1/+6
2017-02-14drm/i915: Emit to ringbuffer directlyTvrtko Ursulin1-4/+4
2017-02-13drm/i915: Add selftests for i915_gem_requestChris Wilson1-0/+5
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.