aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/i915_gpu_error.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2021-09-20drm/i915: Check SFC fusing before recording/dumping SFC_DONEMatt Roper1-2/+4
2021-09-15Merge drm/drm-next into drm-intel-gt-nextJoonas Lahtinen1-1/+18
2021-09-01Merge tag 'drm-next-2021-08-31-1' of git://anongit.freedesktop.org/drm/drmLinus Torvalds1-5/+22
2021-08-12drm/i915: Only access SFC_DONE when media domain is not fused offMatt Roper1-1/+18
2021-08-11drm/i915/dg2: Report INSTDONE_GEOM values in error stateMatt Roper1-2/+8
2021-08-11drm/i915/xehp: Loop over all gslices for INSTDONE processingMatt Roper1-9/+23
2021-07-27drm/i915/guc: Capture error state on context resetMatthew Brost1-4/+21
2021-06-24drm/i915: Update object placement flags to be mutableThomas Hellström1-1/+1
2021-06-18drm/i915: Move active tracking to i915_sched_engineMatthew Brost1-2/+2
2021-06-07drm/i915: replace IS_GEN and friends with GRAPHICS_VERLucas De Marchi1-40/+40
2021-06-02drm/i915/dmc: Add intel_dmc_has_payload() helperAnusha Srivatsa1-1/+1
2021-05-19drm/i915/dmc: s/intel_csr.c/intel_dmc.c and s/intel_csr.h/intel_dmc.hAnusha Srivatsa1-1/+1
2021-05-19drm/i915/dmc: Rename macro names containing csrAnusha Srivatsa1-2/+2
2021-05-19drm/i915/dmc: s/HAS_CSR/HAS_DMCAnusha Srivatsa1-1/+1
2021-05-19drm/i915/dmc: s/intel_csr/intel_dmcAnusha Srivatsa1-4/+4
2021-05-07drm/i915: Nuke display error stateVille Syrjälä1-6/+0
2021-03-11Merge drm/drm-next into drm-intel-nextJani Nikula1-1/+3
2021-02-02drm/i915: Remove references to struct drm_device.pdevThomas Zimmermann1-1/+1
2021-01-19drm/i915/error: Fix object page offset within a regionCQ Tang1-1/+3
2020-12-23drm/i915/gt: Consolidate the CS timestamp clocksChris Wilson1-1/+1
2020-11-13Merge tag 'drm-intel-gt-next-2020-11-12-1' of git://anongit.freedesktop.org/drm/drm-intel into drm-nextDave Airlie1-38/+30
2020-11-09drm/i915: Use ABI engine class in error state ecodeTvrtko Ursulin1-4/+3
2020-11-09drm/i915: Improve record of hung engines in error stateTvrtko Ursulin1-12/+23
2020-10-19drm/i915: Use the active reference on the vma while capturingChris Wilson1-2/+1
2020-10-16drm/i915: Use the active reference on the vma while capturingChris Wilson1-2/+1
2020-09-30drm/i915: Break up error capture compression loops with cond_resched()Chris Wilson1-0/+3
2020-09-18drm/i915: Reduce GPU error capture mutex hold timeChris Wilson1-23/+5
2020-09-18drm/i915: Break up error capture compression loops with cond_resched()Chris Wilson1-0/+3
2020-08-23treewide: Use fallthrough pseudo-keywordGustavo A. R. Silva1-1/+1
2020-07-10drm/i915: Pull printing GT capabilities on error to err_print_gtChris Wilson1-2/+11
2020-07-08drm/i915/sseu: Move sseu_info under gt_infoVenkata Sandeep Dhanalakota1-2/+2
2020-07-08drm/i915/sseu: Move sseu detection and dump to intel_sseuDaniele Ceraolo Spurio1-1/+1
2020-07-08drm/i915: Move the engine mask to intel_gt_infoDaniele Ceraolo Spurio1-9/+14
2020-06-22drm/i915/params: switch to device specific parametersJani Nikula1-2/+2
2020-04-29drm/i915/gt: Keep a no-frills swappable copy of the default context stateChris Wilson1-26/+0
2020-04-29drm/i915: Avoid dereferencing a dead contextChris Wilson1-5/+7
2020-04-24drm/i915: Drop rq->ring->vma peeking from error captureChris Wilson1-3/+2
2020-04-08drm/i915/error: prefer struct drm_device based loggingJani Nikula1-1/+1
2020-02-17drm/i915: Update drm/i915 bug filing URLJani Nikula1-1/+2
2020-02-16drm/i915: Track hw reported context runtimeTvrtko Ursulin1-2/+9
2020-02-14drm/i915: move intel_csr.[ch] under display/Jani Nikula1-1/+1
2020-01-30drm/i915: add extra slice common debug registersLionel Landwerlin1-0/+8
2020-01-29drm/i915/gt: Hook up CS_MASTER_ERROR_INTERRUPTChris Wilson1-0/+2
2020-01-28drm/i915: Skip capturing errors from internal contextsChris Wilson1-4/+4
2020-01-21drm/i915: Don't show the blank process name for internal/simulated errorsChris Wilson1-1/+1
2020-01-10drm/i915: Drop request list from error stateChris Wilson1-68/+7
2020-01-10drm/i915: Drop the shadow ring state from the error captureChris Wilson1-5/+0
2020-01-10drm/i915: Drop the shadow w/a batch bufferChris Wilson1-2/+0
2020-01-10drm/i915: Start chopping up the GPU error captureChris Wilson1-537/+647
2019-12-23drm/i915: Mark the GEM context link as RCU protectedChris Wilson1-14/+26
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.