aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/i915_gpu_error.h (follow)
AgeCommit message (Expand)AuthorFilesLines
2020-02-12drm/i915: Stub out i915_gpu_coredump_putChris Wilson1-0/+4
2020-02-09drm/i915: Fix i915_error_state_store error definationZhang Xiaoxu1-2/+1
2020-01-13drm/i915: Fix too few arguments to function i915_capture_error_stateZhang Xiaoxu1-4/+2
2020-01-13drm/i915: Fix multiple definition of 'i915_vma_capture_finish'Zhang Xiaoxu1-2/+3
2020-01-11drm/i915: Correct typo in i915_vma_compress_finish stubChris Wilson1-2/+3
2020-01-10drm/i915: Drop request list from error stateChris Wilson1-2/+1
2020-01-10drm/i915: Drop the shadow ring state from the error captureChris Wilson1-4/+0
2020-01-10drm/i915: Start chopping up the GPU error captureChris Wilson1-119/+209
2019-10-30drm/i915/tgl: Add gam instdoneMika Kuoppala1-0/+1
2019-10-30drm/i915/tgl: Add SFC instdone to error stateMika Kuoppala1-0/+1
2019-10-25drm/i915: capture aux page table error registerLionel Landwerlin1-0/+1
2019-10-23drm/i915/gt: Replace hangcheck by heartbeatsChris Wilson1-2/+0
2019-10-04drm/i915: Remove logical HW IDChris Wilson1-1/+0
2019-09-09drm/i915: include GTT page-size info in error stateMatthew Auld1-0/+2
2019-08-08drm/i915: Only include active engines in the capture stateChris Wilson1-2/+5
2019-07-23drm/i915: Rely on spinlock protection for GPU error captureChris Wilson1-17/+0
2019-07-13drm/i915/uc: move GuC and HuC files under gt/uc/Daniele Ceraolo Spurio1-1/+1
2019-07-12drm/i915/gt: Use intel_gt as the primary object for handling resetsChris Wilson1-49/+3
2019-04-24drm/i915: Invert the GEM wakeref hierarchyChris Wilson1-4/+0
2019-04-24drm/i915: Move GraphicsTechnology files under gt/Chris Wilson1-1/+2
2019-04-02drm/i915: Move intel_engine_mask_t around for use by i915_request_types.hChris Wilson1-1/+1
2019-03-21drm/i915: Stop storing ctx->user_handleChris Wilson1-1/+0
2019-03-05drm/i915: Stop capturing semaphore registers for gen6/7 GPU hangsChris Wilson1-1/+0
2019-02-26drm/i915: Remove i915_request.global_seqnoChris Wilson1-2/+0
2019-02-26drm/i915: Remove access to global seqno in the HWSPChris Wilson1-3/+0
2019-02-19drm/i915: Use time based guilty context banningChris Wilson1-3/+0
2019-02-08drm/i915: Revoke mmaps and prevent access to fence registers across resetChris Wilson1-30/+9
2019-01-29drm/i915: Drop fake breadcrumb irqChris Wilson1-5/+0
2019-01-29drm/i915: Replace global breadcrumbs with per-context interrupt trackingChris Wilson1-8/+1
2019-01-25drm/i915: Remove GPU reset dependence on struct_mutexChris Wilson1-21/+7
2019-01-16drm/i915: Serialise concurrent calls to i915_gem_set_wedged()Chris Wilson1-1/+3
2019-01-02drm/i915: start moving runtime device info to a separate structJani Nikula1-0/+1
2018-11-23drm/i915: Cache the error stringChris Wilson1-16/+12
2018-11-19drm/i915: Prevent machine hang from Broxton's vtd w/a and error captureChris Wilson1-1/+7
2018-10-03drm/i915: Handle incomplete Z_FINISH for compressed error statesChris Wilson1-0/+1
2018-07-06drm/i915: Track vma activity per fence.context, not per engineChris Wilson1-1/+1
2018-05-17drm/i915/icl: Read the correct Gen11 interrupt registersOscar Mateo1-1/+1
2018-05-02drm/i915: Show ring->start for the ELSP context/request queueChris Wilson1-0/+1
2018-05-02drm/i915: Print error state times relative to captureMika Kuoppala1-0/+2
2018-04-18drm/i915: Pack params to engine->schedule() into a structChris Wilson1-2/+3
2018-04-06drm/i915: Pass the set of guilty engines to i915_reset()Chris Wilson1-0/+3
2018-03-20drm/i915: Add control flags to i915_handle_error()Chris Wilson1-0/+3
2018-03-09drm/i915: Move i915_gpu_error into its own headerMichal Wajdeczko1-0/+356
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.