aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/i915_irq.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2019-01-14drm/i915: Track the rpm wakerefs for error handlingChris Wilson1-2/+3
2019-01-14drm/i915: Markup paired operations on wakerefsChris Wilson1-1/+1
2019-01-10drm/i915: drop DPF code for gen8+Daniele Ceraolo Spurio1-3/+0
2019-01-09drm/i915: drop all drmP.h includesJani Nikula1-1/+0
2018-12-31drm/i915: Drop unused engine->irq_seqno_barrier w/aChris Wilson1-7/+0
2018-12-18drm/i915: Apply missed interrupt after reset w/a to all ringbuffer genChris Wilson1-9/+0
2018-12-12drm/i915: replace IS_GEN<N> with IS_GEN(..., N)Lucas De Marchi1-12/+12
2018-11-09drm/i915/icl: Reset PSR interruptionsJosé Roberto de Souza1-0/+3
2018-11-07drm/i915: Add short HPD IRQ storm detection for non-MST systemsLyude Paul1-0/+7
2018-10-16drm/i915/icl: Disable master intr before readingMika Kuoppala1-12/+25
2018-10-16drm/i915/icl: No need to ack intr through master controlMika Kuoppala1-2/+2
2018-10-16drm/i915/gen8: Disable master intr before readingMika Kuoppala1-10/+26
2018-09-26drm/i915: Avoid compiler warning for maybe unused gu_misc_iirChris Wilson1-21/+12
2018-09-03drm/i915: Do a full device reset after being wedgedChris Wilson1-1/+2
2018-08-30drm/i915: clear error registers after error captureLionel Landwerlin1-1/+17
2018-08-21drm/i915/psr: Mask PSR irq bits when re-enabling interrupts.Dhinakaran Pandiyan1-1/+1
2018-08-10drm/i915: Allow control of PSR at runtime through debugfs, v6Maarten Lankhorst1-1/+1
2018-08-03drm/i915: Clear all residual RPS events on disabling interruptsChris Wilson1-3/+5
2018-08-03drm/i915: Unconditionally clear the pm/guc GT IIR upon ackingChris Wilson1-5/+2
2018-07-31drm/i915: Interactive RPS modeChris Wilson1-2/+2
2018-07-13drm/i915/execlists: Drop clear_gtiir() on GPU resetChris Wilson1-3/+3
2018-07-13drm/i915: Print the long_mask alongside the pin_maskVille Syrjälä1-2/+2
2018-07-13drm/i915: Pass hpd_pin to long_pulse_detect()Ville Syrjälä1-50/+45
2018-07-13drm/i915: s/int i/enum hpd_pin pin/Ville Syrjälä1-6/+6
2018-07-06drm/i915: Remove support for legacy debugfs crc interfaceMaarten Lankhorst1-57/+22
2018-07-04drm/i915: Unmask and enable master error interrupt on gen2/3Ville Syrjälä1-2/+6
2018-07-04drm/i915: Fix pre-ILK error interrupt ackVille Syrjälä1-9/+96
2018-07-04drm/i915: Fix hotplug irq ack on i965/g4xVille Syrjälä1-2/+30
2018-06-28drm/i915/execlists: Trust the CSBChris Wilson1-8/+3
2018-06-28drm/i915/execlists: Process one CSB update at a timeChris Wilson1-3/+4
2018-06-28drm/i915: Drop posting reads to flush master interruptsChris Wilson1-8/+1
2018-06-28drm/i915: Only signal from interrupt when requestedChris Wilson1-2/+6
2018-06-28drm/i915: Move the irq_counter inside the spinlockChris Wilson1-2/+2
2018-06-28drm/i915: Only trigger missed-seqno checking next to boundaryChris Wilson1-1/+2
2018-06-28drm/i915: Reduce spinlock hold time during notify_ring() interruptChris Wilson1-11/+21
2018-06-27drm/i915/icp: Add Interrupt SupportAnusha Srivatsa1-2/+132
2018-06-18drm/i915/icl: Handle hotplug interrupts for DP over TBTDhinakaran Pandiyan1-13/+36
2018-06-18drm/i915/icl: Support for TC North Display interruptsDhinakaran Pandiyan1-3/+92
2018-06-18drm/i915/icl: GSE interrupt moves from DE_MISC to GU_MISCDhinakaran Pandiyan1-1/+45
2018-06-14drm/i915: Fix PIPESTAT irq ack on i965/g4xVille Syrjälä1-2/+10
2018-06-12drm/i915/icl: DP_AUX_E is valid on ICL+James Ausmus1-0/+6
2018-06-01drm/i915/icl: Extend AUX F interrupts to ICLDhinakaran Pandiyan1-2/+3
2018-04-25drm/i915/icl: Correctly clear lost ctx-switch interrupts across reset for Gen11Oscar Mateo1-3/+3
2018-04-20drm/i915/psr: Control PSR interrupts via debugfsDhinakaran Pandiyan1-39/+12
2018-04-20drm/i915: Enable edp psr error interrupts on bdw+Ville Syrjälä1-13/+44
2018-04-20drm/i915: Enable edp psr error interrupts on hswDaniel Vetter1-0/+34
2018-04-06drm/i915: Pass the set of guilty engines to i915_reset()Chris Wilson1-4/+8
2018-04-06drm/i915/icl: Deal with GT INT DW correctlyOscar Mateo1-37/+73
2018-04-06drm/i915/icl: Handle RPS interrupts correctly for Gen11Oscar Mateo1-11/+62
2018-04-06drm/i915/icl: Use hw engine class, instance to find irq handlerMika Kuoppala1-46/+53
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.