aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/i915_reg.h (follow)
AgeCommit message (Expand)AuthorFilesLines
2015-08-26drm/i915/skl: enable DDI-E hotplugXiong Zhang1-0/+12
2015-08-14drm/i915: fix stolen bios_reserved checksPaulo Zanoni1-7/+16
2015-08-05drm/i915:skl: Add WaEnableGapsTsvCreditFixArun Siluvery1-0/+3
2015-07-22drm/i915/bxt: add support for HPD long/short pulse detection on HPD_PORT_A pinImre Deak1-0/+5
2015-07-15Merge tag 'drm-intel-fixes-2015-07-15' into drm-intel-next-queuedDaniel Vetter1-0/+4
2015-07-15drm/i915/gen9: Implement WaDisableKillLogic for gen 9Nick Hoath1-0/+1
2015-07-14drm/i915: Added Programming of the MOCSPeter Antoine1-0/+9
2015-07-13drm/i915: Apply OCD to VLV/CHV DPLL definesVille Syrjälä1-3/+3
2015-07-06drm/i915: Update WaFlushCoherentL3CacheLinesAtContextSwitchArun Siluvery1-1/+2
2015-07-06drm/i915: Enable Resource Streamer state save/restore on MI_SET_CONTEXTAbdiel Janulgue1-1/+4
2015-07-06drm/i915: Enable resource streamer bits on MI_BATCH_BUFFER_STARTAbdiel Janulgue1-0/+1
2015-07-06drm/i915/bxt: BUNs related to port PLLVandana Kannan1-0/+1
2015-07-02Merge tag 'drm-intel-next-fixes-2015-07-02' of git://anongit.freedesktop.org/drm-intelLinus Torvalds1-0/+1
2015-06-30drm/i915/bxt: add DDI port HW readout supportImre Deak1-6/+9
2015-06-30drm/i915/bxt: add missing DDI PLL registers to the state checkingImre Deak1-1/+2
2015-06-30drm/i915/skl: Buffer translation improvementsDavid Weinehall1-0/+12
2015-06-29drm/i915: fix backlight after resume on 855gmJani Nikula1-0/+1
2015-06-29drm/i915: Compute display FIFO split dynamically for CHVVille Syrjälä1-1/+24
2015-06-26Merge branch 'drm-next' of git://people.freedesktop.org/~airlied/linuxLinus Torvalds1-58/+552
2015-06-26drm/i915: Update rps frequencies for BXTBob Paauwe1-0/+2
2015-06-24drm/i915/gen8: Add WaClearSlmSpaceAtContextSwitch workaroundArun Siluvery1-0/+1
2015-06-23drm/i915/gen8: Add WaFlushCoherentL3CacheLinesAtContextSwitch workaroundArun Siluvery1-0/+2
2015-06-18drm/i915: Reset request handling for gen8+Mika Kuoppala1-0/+3
2015-06-18drm/i915/bxt: eDP Panel Power sequencingVandana Kannan1-0/+13
2015-06-15drm/i915: print FBC compression status on debugfsPaulo Zanoni1-0/+3
2015-06-15drm/i915: Delete duplicate #defines added for DCxChandra Konduru1-6/+0
2015-06-15drm/i915: Send GCP infoframes for deep color HDMI sinksVille Syrjälä1-0/+3
2015-06-15drm/i915: Implement WaEnableHDMI8bpcBefore12bpc:snb, ivbVille Syrjälä1-0/+1
2015-06-12drm/i915/skl: Derive the max CDCLK from DFSMDamien Lespiau1-0/+7
2015-06-12drm/i915: BDW clock change supportVille Syrjälä1-0/+2
2015-05-29Merge branch 'for-linus' into for-nextTakashi Iwai1-0/+2
2015-05-29drm/i915: Add cdclk extraction for g33, g965gm and g4xVille Syrjälä1-0/+3
2015-05-29drm/i915: Fix i855 get_display_clock_speedVille Syrjälä1-3/+8
2015-05-28drm/i915: Throw out WIP CHV power well definitionsVille Syrjälä1-4/+0
2015-05-28drm/i915: Use the default 600ns LDO programming sequence delayVille Syrjälä1-0/+4
2015-05-22drm/i915: Enable GTT caching on gen8Ville Syrjälä1-0/+2
2015-05-21drm/i915: Clean up the CPT DP .get_hw_state() port readoutVille Syrjälä1-0/+1
2015-05-21drm/i915/skl: Deinit/init the display at suspend/resumeDamien Lespiau1-0/+3
2015-05-21drm/i915/bxt: fix WaForceContextSaveRestoreNonCoherent on steppings B0+Imre Deak1-0/+1
2015-05-20drm/i915/bxt: Port PLL programming BUNVandana Kannan1-0/+6
2015-05-20drm/i915: Adding dbuf support for skl nv12 format.Chandra Konduru1-0/+11
2015-05-08drm/i915: Work around DISPLAY_PHY_CONTROL register corruption on CHVVille Syrjälä1-1/+4
2015-05-08drm/i915: Implement chv display PHY lane stagger setupVille Syrjälä1-0/+13
2015-05-08drm/i915/skl: Fix WaDisableChickenBitTSGBarrierAckForFFSliceCSDamien Lespiau1-1/+1
2015-05-08drm/i915/bxt: Add WaDisableSbeCacheDispatchPortSharingNick Hoath1-0/+1
2015-05-08drm/i915/bxt: BLC implementationVandana Kannan1-0/+12
2015-05-08drm/i915: Merge the GEN9 memory latency PCU opcode with its friendsDamien Lespiau1-6/+5
2015-05-08drm/i915: Re-order the PCU opcodesDamien Lespiau1-5/+5
2015-05-08drm/i915/skl: Fix the CTRL typo in the DPLL_CRTL1 definesDamien Lespiau1-9/+9
2015-05-08drm/i915: Setup static bias for GPUDeepak S1-0/+6
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.