aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/i915_reg.h (follow)
AgeCommit message (Expand)AuthorFilesLines
2018-08-15drm/i915: set DP Main Stream Attribute for color range on DDI platformsJani Nikula1-0/+1
2018-08-06Revert "drm/i915/icl: WaEnableFloatBlendOptimization"Mika Kuoppala1-3/+0
2018-07-18i915/dp/dsc: Add Rate Control Range Parameter RegistersAnusha Srivatsa1-0/+104
2018-07-18i915/dp/dsc: Add Rate Control Buffer Threshold RegistersAnusha Srivatsa1-0/+51
2018-07-18i915/dp/dsc: Add DSC PPS register definitionsAnusha Srivatsa1-0/+255
2018-07-18drm/i915/icl: Add VIDEO_DIP registersAnusha Srivatsa1-0/+23
2018-07-12drm/i915/gmbus: Enable burst readRamalingam C1-0/+1
2018-07-12drm/i915/gmbus: Increase the Bytes per Rd/Wr OpRamalingam C1-0/+1
2018-07-10drm/i915: use the ICL stolen memoryPaulo Zanoni1-0/+1
2018-07-06drm/i915/icl: Define AUX lane registers for Port A/BMadhav Chauhan1-0/+23
2018-07-06drm/i915/icl: Define PORT_CL_DW_10 registerMadhav Chauhan1-0/+20
2018-07-06drm/i915/icl: Define DSI mode ctl registerMadhav Chauhan1-0/+8
2018-07-06drm/i915/icl: Program DSI Escape clock DividerMadhav Chauhan1-0/+1
2018-07-05drm/i915/icl: Define register for DSI PLLMadhav Chauhan1-0/+15
2018-07-04drm/i915: Fix pre-ILK error interrupt ackVille Syrjälä1-1/+0
2018-07-02drm/i915/psr: Add psr1 live statusVathsala Nagaraju1-0/+1
2018-07-02drm/i915: abstract and document register picking macrosJani Nikula1-6/+22
2018-06-27drm/i915/icp: Add Interrupt SupportAnusha Srivatsa1-1/+40
2018-06-27drm/i915/icl: Add power well supportImre Deak1-9/+69
2018-06-26drm/i915/psr: Enable CRC check in the static frame on the sink sideJosé Roberto de Souza1-0/+1
2018-06-21drm/i915: Enable hw workaround to bypass alphaVandita Kulkarni1-0/+8
2018-06-21drm/i915/icl: Do read-modify-write as needed during MG PLL programmingImre Deak1-0/+13
2018-06-18drm/i915/icl: Handle hotplug interrupts for DP over TBTDhinakaran Pandiyan1-1/+10
2018-06-18drm/i915/icl: Support for TC North Display interruptsDhinakaran Pandiyan1-0/+20
2018-06-18drm/i915/icl: GSE interrupt moves from DE_MISC to GU_MISCDhinakaran Pandiyan1-0/+7
2018-06-18drm/i915/i915_reg.h: fix the checkpatch MACRO_ARG_PRECEDENCE issuesPaulo Zanoni1-21/+21
2018-06-18drm/i915/i915_reg.h: fix the checkpatch SPACE_BEFORE_TAB issuesPaulo Zanoni1-7/+7
2018-06-18drm/i915/i915_reg.h: fix the checkpatch SPACING issuesPaulo Zanoni1-1592/+1592
2018-06-18drm/i915/execlists: Pull the w/a LRI emission into a helperChris Wilson1-1/+2
2018-06-18drm/i915: Enable provoking vertex fix on Gen9 systems.Kenneth Graunke1-0/+5
2018-06-14drm/i915/dp: Add support for HBR3 and TPS4 during link trainingManasi Navare1-0/+1
2018-06-14drm/i915/icl: start adding the TBT pllPaulo Zanoni1-0/+6
2018-06-12drm/i915/icl: DP_AUX_E is valid on ICL+James Ausmus1-0/+8
2018-06-12drm/i915/icl: fix gmbus gpio pin mappingMahesh Kumar1-0/+4
2018-06-08drm/i915: Add WaKBLVECSSemaphoreWaitPollMika Kuoppala1-0/+1
2018-06-01drm/i915/icl: Get DDI clock for ICL based on PLLs.Manasi Navare1-0/+3
2018-06-01drm/i915/icl: Add register definition for DFLEXDPMLEManasi Navare1-0/+5
2018-06-01drm/i915: Configure SKL+ scaler initial phase correctlyVille Syrjälä1-0/+4
2018-06-01drm/i915: Clean up cursor definesVille Syrjälä1-11/+11
2018-06-01drm/i915: Have plane->get_hw_state() return the current pipeVille Syrjälä1-0/+2
2018-05-29drm/i915/icl: Wa_1406463099Oscar Mateo1-2/+3
2018-05-29drm/i915/icl: WaEnableFloatBlendOptimizationOscar Mateo1-0/+3
2018-05-29drm/i915/icl: Wa_2006665173Oscar Mateo1-7/+11
2018-05-29drm/i915/icl: WaEnableStateCacheRedirectToCSOscar Mateo1-0/+1
2018-05-29drm/i915/icl: WaDisableImprovedTdlClkGatingOscar Mateo1-2/+3
2018-05-24drm/i915/psr: vbt change for psrVathsala Nagaraju1-4/+4
2018-05-24drm/i915: Implement WaProgramMgsrForL3BankSpecificMmioReadsYunwei Zhang1-0/+4
2018-05-23drm/i915: Clean up DP pipe select bitsVille Syrjälä1-15/+9
2018-05-23drm/i915: Parametrize TRANS_DP_PORT_SELVille Syrjälä1-5/+3
2018-05-17drm/i915: Clean up DVO pipe select bitsVille Syrjälä1-1/+3
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.