aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/i915_reg.h (follow)
AgeCommit message (Expand)AuthorFilesLines
2018-06-18drm/i915/icl: Handle hotplug interrupts for DP over TBTDhinakaran Pandiyan1-1/+10
2018-06-18drm/i915/icl: Support for TC North Display interruptsDhinakaran Pandiyan1-0/+20
2018-06-18drm/i915/icl: GSE interrupt moves from DE_MISC to GU_MISCDhinakaran Pandiyan1-0/+7
2018-06-18drm/i915/i915_reg.h: fix the checkpatch MACRO_ARG_PRECEDENCE issuesPaulo Zanoni1-21/+21
2018-06-18drm/i915/i915_reg.h: fix the checkpatch SPACE_BEFORE_TAB issuesPaulo Zanoni1-7/+7
2018-06-18drm/i915/i915_reg.h: fix the checkpatch SPACING issuesPaulo Zanoni1-1592/+1592
2018-06-18drm/i915/execlists: Pull the w/a LRI emission into a helperChris Wilson1-1/+2
2018-06-18drm/i915: Enable provoking vertex fix on Gen9 systems.Kenneth Graunke1-0/+5
2018-06-14drm/i915/dp: Add support for HBR3 and TPS4 during link trainingManasi Navare1-0/+1
2018-06-14drm/i915/icl: start adding the TBT pllPaulo Zanoni1-0/+6
2018-06-12drm/i915/icl: DP_AUX_E is valid on ICL+James Ausmus1-0/+8
2018-06-12drm/i915/icl: fix gmbus gpio pin mappingMahesh Kumar1-0/+4
2018-06-08drm/i915: Add WaKBLVECSSemaphoreWaitPollMika Kuoppala1-0/+1
2018-06-01drm/i915/icl: Get DDI clock for ICL based on PLLs.Manasi Navare1-0/+3
2018-06-01drm/i915/icl: Add register definition for DFLEXDPMLEManasi Navare1-0/+5
2018-06-01drm/i915: Configure SKL+ scaler initial phase correctlyVille Syrjälä1-0/+4
2018-06-01drm/i915: Clean up cursor definesVille Syrjälä1-11/+11
2018-06-01drm/i915: Have plane->get_hw_state() return the current pipeVille Syrjälä1-0/+2
2018-05-29drm/i915/icl: Wa_1406463099Oscar Mateo1-2/+3
2018-05-29drm/i915/icl: WaEnableFloatBlendOptimizationOscar Mateo1-0/+3
2018-05-29drm/i915/icl: Wa_2006665173Oscar Mateo1-7/+11
2018-05-29drm/i915/icl: WaEnableStateCacheRedirectToCSOscar Mateo1-0/+1
2018-05-29drm/i915/icl: WaDisableImprovedTdlClkGatingOscar Mateo1-2/+3
2018-05-24drm/i915/psr: vbt change for psrVathsala Nagaraju1-4/+4
2018-05-24drm/i915: Implement WaProgramMgsrForL3BankSpecificMmioReadsYunwei Zhang1-0/+4
2018-05-23drm/i915: Clean up DP pipe select bitsVille Syrjälä1-15/+9
2018-05-23drm/i915: Parametrize TRANS_DP_PORT_SELVille Syrjälä1-5/+3
2018-05-17drm/i915: Clean up DVO pipe select bitsVille Syrjälä1-1/+3
2018-05-17drm/i915: Clean up TV pipe select bitsVille Syrjälä1-1/+3
2018-05-17drm/i915: Clean up SDVO pipe select bitsVille Syrjälä1-4/+6
2018-05-17drm/i915: Clean up LVDS pipe select bitsVille Syrjälä1-3/+6
2018-05-17drm/i915: Clean up ADPA pipe select bitsVille Syrjälä1-5/+6
2018-05-13drm/i915/gen9: Add WaClearHIZ_WM_CHICKEN3 for bxt and glkMichel Thierry1-0/+3
2018-05-11drm/i915/icl: WaForwardProgressSoftResetOscar Mateo1-0/+5
2018-05-11drm/i915/icl: Wa_1406838659Oscar Mateo1-0/+3
2018-05-11drm/i915/icl: Wa_1604302699Oscar Mateo1-1/+3
2018-05-11drm/i915/icl: Wa_1405779004Oscar Mateo1-0/+1
2018-05-11drm/i915/icl: WaDisCtxReloadOscar Mateo1-0/+3
2018-05-11drm/i915/icl: WaCL2SFHalfMaxAllocOscar Mateo1-0/+4
2018-05-11drm/i915/icl: WaDisableCleanEvictsOscar Mateo1-2/+3
2018-05-11drm/i915/icl: WaModifyGamTlbPartitioningOscar Mateo1-0/+5
2018-05-11drm/i915/icl: WaL3BankAddressHashingOscar Mateo1-0/+6
2018-05-11drm/i915/icl: WaGAPZPrioritySchemeOscar Mateo1-2/+3
2018-05-11drm/i915/icl: Enable Sampler DFROscar Mateo1-0/+3
2018-05-11drm/i915/icl: Introduce initial Icelake WorkaroundsOscar Mateo1-0/+1
2018-05-03drm/i915/icl: Add configuring MOCS in new Icelake enginesTomasz Lis1-0/+2
2018-04-27drm/i915/icl: add definitions for the ICL PLL registersPaulo Zanoni1-0/+149
2018-04-27drm/i915/icl: update ddb entry start/end mask during hw ddb readoutMahesh Kumar1-0/+3
2018-04-27drm/i915/icl: Don't set pipe CSC/Gamma in PLANE_COLOR_CTLJames Ausmus1-2/+2
2018-04-26drm/i915/psr/skl+: Print information about what caused a PSR exitJosé Roberto de Souza1-0/+23
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.